- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370005 > PLC18V8Z25A (NXP SEMICONDUCTORS) Zero standby power CMOS versatile PAL devices PDF資料下載
參數(shù)資料
| 型號： | PLC18V8Z25A |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | PLD |
| 英文描述： | Zero standby power CMOS versatile PAL devices |
| 中文描述： | OT PLD, 25 ns, PQCC20 |
| 封裝： | PLASTIC, MO-047AA, SOT-380-1, LCC-20 |
| 文件頁數(shù)： | 15/23頁 |
| 文件大?。?/td> | 225K |
| 代理商： | PLC18V8Z25A |
Philips Semiconductors
Product specification
PLC18V8Z
Zero standby power
CMOS versatile PAL devices
1997 Aug 08
15
LOGIC PROGRAMMING
The PLC18V8Z series is fully supported by industry standard
(JEDEC compatible) PLD CAD tools, including Philips
Semiconductors’ SNAP design software package. ABEL
and
CUPL
design software packages also support the PLC18V8Z
architecture.
All packages allow Boolean and state equation entry formats. SNAP,
ABEL and CUPL also accept, as input, schematic capture format.
PLC18V8Z logic designs can also be generated using the program
table entry format, which is detailed on the following pages. This
program table entry format is supported by SNAP only.
With Logic programming, the AND/OR/EX-OR gate input
connections necessary to implement the desired logic function are
coded directly from logic equations using the Program Table.
Similarly, various OMC configurations are implemented by
programming the Architecture Control bits AC1 and AC2. Note that
the configuration cell is automatically programmed based on the
OMC configuration.
In this table, the logic state of variables I, P and B associated with
each Sum Term S is assigned a symbol which results in the proper
fusing pattern of corresponding link pairs, defined as follows:
OUTPUT POLARITY – (O, B)
O, B
S
X
ACTIVE LEVEL
INVERTING
1
CODE
L
O, B
S
X
ACTIVE LEVEL
CODE
H
NON-INVERTING
SP00023
“AND” ARRAY – (I, B)
CODE
–
STATE
DON’T CARE
CODE
O
STATE
INACTIVE
1
CODE
H
STATE
CODE
L
STATE
I, B
I, B
P
P
P
P
I, B
I, B
I, B
I, B
I, B
I, B
I, B
I, B
I, B
I, B
I, B
I, B
SP00024
NOTE:
1. A factory shipped unprogrammed device is configured such that all cells are in a conductive state.
ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLC18V8Z25D | Zero standby power CMOS versatile PAL devices |
| PLC18V8Z25DB | Zero standby power CMOS versatile PAL devices |
| PLC18V8Z25DH | Zero standby power CMOS versatile PAL devices |
| PLC18V8Z25N | Zero standby power CMOS versatile PAL devices |
| PLC18V8Z35D | Zero standby power CMOS versatile PAL devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLC18V8Z25D | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Zero standby power CMOS versatile PAL devices |
| PLC18V8Z25DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Zero standby power CMOS versatile PAL devices |
| PLC18V8Z25DH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Zero standby power CMOS versatile PAL devices |
| PLC18V8Z25N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Zero standby power CMOS versatile PAL devices |
| PLC18V8Z35A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Zero standby power CMOS versatile PAL devices |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。