- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370007 > PLSI1016E100LT44 (Lattice Semiconductor Corporation) High-Density Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | PLSI1016E100LT44 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High-Density Programmable Logic |
| 中文描述： | 高密度可編程邏輯 |
| 文件頁(yè)數(shù)： | 2/15頁(yè) |
| 文件大?。?/td> | 208K |
| 代理商： | PLSI1016E100LT44 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
2
1996 ISP Encyclopedia
Specifications
ispLSI and pLSI 1016E
Functional Block Diagram
Figure 1. ispLSI and pLSI 1016E Functional Block Diagram
The devices also have 32 I/O cells, each of which is
directly connected to an I/O pin. Each I/O cell can be
individually programmed to be a combinatorial input,
registered input, latched input, output or bi-directional
I/O pin with 3-state control. The signal levels are TTL
compatible voltages and the output drivers can source
4 mA or sink 8 mA. Each output can be programmed
independently for fast or slow output slew rate to mini-
mize overall output switching noise.
Eight GLBs, 16 I/O cells, two dedicated inputs and one
ORP are connected together to make a Megablock (see
figure 1). The outputs of the eight GLBs are connected to
a set of 16 universal I/O cells by the ORP. Each ispLSI
and pLSI 1016E device contains two Megablocks.
The GRP has, as its inputs, the outputs from all of the
GLBs and all of the inputs from the bi-directional I/O cells.
All of these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.
Clocks in the ispLSI and pLSI 1016E devices are se-
lected using the Clock Distribution Network. Three
dedicated clock pins (Y0, Y1 and Y2) are brought into the
distribution network, and five clock outputs (CLK 0,
CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to
route clocks to the GLBs and I/O cells. The Clock Distri-
bution Network can also be driven from a special clock
GLB (B0 on the ispLSI and pLSI 1016E devices). The
logic of this GLB allows the user to create an internal
clock from a combination of internal signals within the
device.
I/O 0
I/O 1
I/O 2
I/O 3
GOE 0/IN 3
MODE*/IN 2
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
I/O 31
I/O 30
I/O 29
I/O 28
I/O 27
I/O 26
I/O 25
I/O 24
I/O 23
I/O 22
I/O 21
I/O 20
I/O 19
I/O 18
I/O 17
I/O 16
*SDI/IN 0
*SDO/IN 1
I/O 4
I/O 5
*ispEN/NC
Global
Routing
Pool
(GRP)
CLK 0
CLK 1
CLK 2
IOCLK 0
IOCLK 1
Clock
Distribution
Network
A0
A1
A2
A3
A4
A5
A6
A7
B7
B6
B5
B4
B3
B2
B1
B0
O
Generic
Logic Blocks
(GLBs)
Megablock
O
I
l
**Note: Y1 and RESET
on the same pin
*
Y
Y
* ispLSI 1016E Only
0139B(1a)-isp
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLSI1016E100LT44I | High-Density Programmable Logic |
| PLSI1016E125LJI | High-Density Programmable Logic |
| PLSI1016E125LT44 | High-Density Programmable Logic |
| PLSI1016E125LT44I | High-Density Programmable Logic |
| PLSI1016E80LJ | High-Density Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLSI1016E100LT44I | 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1016E125LJ | 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1016E125LJI | 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1016E125LT44 | 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| PLSI1016E125LT44I | 制造商:LATTICE 制造商全稱(chēng):Lattice Semiconductor 功能描述:High-Density Programmable Logic |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。