
Dwlae yVneuoovt nTusa,1 etme,20 1:20 M
S/UNI-8x155 ASSP Telecom Standard Product Data Sheet
Released
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC- 2010299, Issue 2
309
Bit
Type
Function
Default
Bit 7
R/W
Reserved
Bit 6
R/W
Reserved
Bit 5
R/W
RXAPRST[1]
Bit 4
R/W
RXAPRST[0]
Bit 3
R/W
Reserved
Bit 2
R/W
Reserved
Bit 1
R/W
TXAPRST[1]
Bit 0
R/W
TXAPRST[0]
When the interrupt output INTB goes low, this register allows the source of the active interrupt
to be identified down to the block level for the APS interfaces. Further register accesses are
required for the block in question to determine the cause of an active interrupt and to
acknowledge the interrupt source..
TXAPRST[1:0]:
The TXAPRST[1:0] bits allow the transmit APS serial interfaces to be reset under software
control. If the TXAPRST[x] bit is a logic one, the associated transmit APS interface (TAOP
and associated logic) is held in reset. This bit is not self-clearing. Therefore, a logic zero
must be written to bring the channel out of reset.
Holding the channel in a reset state places it into a low power, stand-by mode. A hardware
reset or top level reset using RESET clears the TXAPSRST[1:0] bits, thus negating the
software reset. Otherwise, the effect of the software reset is equivalent to that of a hardware
reset. Reseting transmit APS interface #0 (TXAPRST[0] is set high) may cause the other
link to switch to a new A1/A2 frame alignment. This will cause an out-of-frame (OOF)
failure across all APS interfaces.
RXAPRST[1:0]:
The RXAPRST[1:0] bits allow the receive APS serial interfaces to be reset under software
control. If the RXAPRST[x] bit is a logic one, the associated recieve APS interface (RAOP,
RAPS and associated logic) is held in reset. This bit is not self-clearing. Therefore, a logic
zero must be written to bring the channel out of reset.
Holding the channel in a reset state places it into a low power, stand-by mode. A hardware
reset or top level reset using RESET clears the RXAPSRST[1:0] bits, thus negating the
software reset. Otherwise, the effect of the software reset is equivalent to that of a hardware
Reserved:
The reserved bits must be programmed to ‘1’ for proper operation.