- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368111 > PR31500 (NXP Semiconductors N.V.) Poseidon Embedded Processor(Poseidon 嵌入式處理器) PDF資料下載
參數(shù)資料
| 型號： | PR31500 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Poseidon Embedded Processor(Poseidon 嵌入式處理器) |
| 中文描述： | 海神嵌入式處理器（波塞冬嵌入式處理器） |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 276K |
| 代理商： | PR31500 |
Philips Semiconductors
Preliminary specification
MIPS
PR31500
Poseidon embedded processor
1996 Sep 24
11
PIN #
NAME AND FUNCTION
TYPE
NAME
UART and IR Pins
55
TXD
O
This pin is the UART transmit signal from the UARTA module.
54
RXD
I
This pin is the UART receive signal to the UARTA module.
59
IROUT
O
This pin is the UART transmit signal from the UARTB module or the Consumer IR output signal if
Consumer IR mode is enabled.
58
IRIN
I
This pin is the UART receive signal to the UARTB module.
RXPWR
O
This pin is the receiver power output control signal to the external communication IR analog
circuitry.
62
CARDET
I
This pin is the carrier detect input signal from the external communication IR analog circuitry.
Video Pins
91
FRAME
O
This pin is the frame synchronization pulse signal between the Video Module and the LCD, and is
used by the LCD to return it’s pointers to the top of the display. The Video Module asserts FRAME
after all the lines of the LCD have been shifted and transferred, producing a full frame of display.
93
DF
O
This pin is the AC signal for the LCD. Since LCD plasma tends to deteriorate whenever subjected
to a DC voltage, the DF signal is used by the LCD to alternate the polarity of the row and column
voltages used to turn the pixels on and off. The DF signal can be configured to toggle on every
frame or can be configured to toggle every programmable number of LOAD signals.
94
LOAD
O
This pin is the line synchronization pulse signal between the Video Module and the LCD, and is
used by the LCD to transfer the contents of it’s horizontal line shift register to the LCD panel for
display. The Video Module asserts LOAD after an entire horizontal line of data has been shifted
into the LCD.
95
CP
O
This pin is the clock signal for the LCD. Data is pushed by the Video Module on the rising edge of
CP and sampled by the LCD on the falling edge of CP.
101, 100,
99, 98
VDAT(3:0)
O
These pins are the data for the LCD. These signals are directly connected to the LCD for 4-bit
non-split displays. For 4-bit split and 8-bit non-split displays, an external register is required to
demultiplex the 4-bit data into the desired 8 parallel data lines needed for the LCD.
90
DISPON
O
This pin is the display-on enable signal for the LCD.
Test Pins
74
TESTSIU
I
This pin allows external logic to initiate read or write transactions to PR31500 registers. The
TESTSIU mode is enabled by toggling this signal after the device has powered up. Once the
function is enabled, if the TESTSIU pin is high when the bus is arbitrated (using /DREQ and
/DGRNT), then external logic can initiate read and write transactions to PR31500 registers. This
pin is used for debugging purposes only.
71
TESTCPU
I
This pin allows numerous internal CPU core signals to be brought to external PR31500 pins, in
place of the normal signals assigned to these pins. The CPU core signals assigned to their
respective pins during TESTCPU mode are vendor-dependent. The TESTCPU mode is enabled
by asserting this TESTCPU signal, and this function is provided for generating test vectors for the
CPU core. This pin is used for debugging purposes only.
72
TESTIN
I
This pin is reserved for vendor-dependent use. This pin is used for debugging purposes only.
73
VIDDONE
O
This signal is used to synchronize UCB1100 to read touchscreen input, when there is no video
data shifted into LCD panel.
Spare Pins
NC4–1
No
Connect
These pins are reserved for future use and should be left unconnected.
34
–
Reserved.
32, 31
–
Reserved.
Power Supply Pins
V
DD
(34 each)
+3.3V
These pins are the power pins for PR31500 and should be connected to the digital +3.3V power
supply VSTANDBY.
V
SS
(34 each)
GND
These pins are the ground pins for PR31500 and should be connected to digital ground.
NOTE:
For some vendor-dependent implementations of PR31500, pin 131 may be used for a filter
capacitor for the SYSCLK oscillator (capacitor connected between pin 131 and digital ground).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PR31700 | 32-bit RISC Microprocessor(32位 RISC微處理器) |
| PR31MA11NTZ | Solid State Relay |
| PR3200 | DIFFERENTIAL PRESSURE TRANSMITTER |
| PR3400-33SF172M | Microprocessor |
| PR3400-33SG175B | 32-Bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PR31500ABC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Poseidon embedded processor |
| PR31700 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:32-bit RISC microprocessor |
| PR-318 | 制造商:Skylink 功能描述:Wireless HomeControl Plug-In On/Off Dimmer Receiver 制造商:SKYLINK 功能描述:PLUG IN ON/OFF DIMMER RECEIVERINTERNAL REPEATER |
| PR31HD22NSZ | 功能描述:RELAY SSR 240VAC 1.5A ZC 16-DIP RoHS:否 類別:繼電器 >> 固態(tài) 系列:PR31HD 其它有關(guān)文件:AQx REACH Cert of Compliance 特色產(chǎn)品:AQY Series Relays 標準包裝:1 系列:PhotoMOS™ AQY 電路:SPST-NO（1 Form A） 輸出類型:AC，DC（RF） 導(dǎo)通狀態(tài)電阻:1.25 歐姆 負載電流:250mA 輸入電壓:1.3VDC 電壓 - 負載:0 ~ 40 V 安裝類型:表面貼裝 端接類型:SMD（SMT）接片 封裝/外殼:4-SMD（0.175"，4.45mm） 供應(yīng)商設(shè)備封裝:4-SSOP 包裝:Digi-Reel® 繼電器類型:繼電器 其它名稱:255-2683-6 |
| PR31HD22NSZF | 功能描述:固態(tài)繼電器-PCB安裝 16-DIP ZC 5mA T/H RoHS:否 制造商:Omron Electronics 控制電壓范圍: 負載電壓額定值:40 V 負載電流額定值:120 mA 觸點形式:1 Form A (SPST-NO) 輸出設(shè)備:MOSFET 封裝 / 箱體:USOP-4 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。