5
PS8463C 03/07/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PS395A
Low On-Resistance 8-Channel 17V,
Timing Characteristics - Dual Supplies
(V+= +4.5V to +5.5V, V
= 4.5V to 5.5V, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are T
A
= +25°C).
Notes:
1.
2.
The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
R
ON
= R
ON(MAX)
- R
ON(MIN)
. On-resistance match between channels and on-resistance flatness are guaranteed only with
specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as
measured over the specified analog signal range.
Leakage is guaranteed by design.
Guaranteed by design.
Leakage testing at single supply is guaranteed by testing with dual supplies.
See Figure 5. Off isolation = 20log10 V
COM
/V
NO
, V
COM
= output. NO = input to off switch.
Between any two switches. See Figure 2.
3.
4.
5.
6.
7.
r
e
m
a
a
P
l
b
m
y
S
U
s
o
n
o
C
.
M
.
y
T
.
a
M
s
U
e
a
e
I
l
D
l
e
S
y
c
e
q
e
K
L
C
S
f
K
L
C
S
0
1
z
H
M
e
m
i
e
C
t
H
C
t
+
L
C
0
8
4
s
e
m
i
d
a
L
S
C
t
S
S
C
0
4
2
s
e
m
i
g
a
L
S
C
t
2
H
S
C
0
4
2
s
e
m
i
h
g
H
K
L
C
S
t
H
C
0
9
1
s
e
m
i
w
o
L
K
L
C
S
t
L
C
0
9
1
s
e
m
i
p
u
S
a
D
t
S
D
0
0
2
7
1
s
e
m
i
d
H
a
D
t
H
D
0
7
1
s
K
L
C
S
g
n
F
r
d
V
a
D
N
I
D
)
t
O
D
,
U
O
D
f
%
0
1
o
K
L
C
F
S
p
f
1
=
%
0
5
C
L
0
T
A
V
5
2
+
=
5
8
s
E
,
C
0
0
4
s
T
U
O
D
f
e
m
i
e
R
)
t
R
D
C
,
V
f
%
0
7
o
+
V
f
%
0
2
L
F
p
0
1
=
0
0
1
s
K
L
C
S
,
N
I
D
t
e
m
i
e
R
e
a
w
o
A
)
t
R
C
S
C
,
V
f
%
0
7
o
+
V
f
%
0
2
L
F
p
0
1
=
2
s
T
U
O
D
f
e
m
i
l
F
)
t
F
D
C
,
V
f
%
0
7
o
+
V
f
%
0
2
L
F
p
0
1
=
0
0
1
s
K
L
C
S
,
N
I
D
t
e
m
i
l
F
e
a
w
o
A
)
t
F
C
S
C
,
V
f
%
0
7
o
+
V
f
%
0
2
L
F
p
0
1
=
2
s
h
W
e
P
m
u
m
i
M
T
E
S
E
R
t
W
R
0
7
s