![](http://datasheet.mmic.net.cn/260000/PSD313R_datasheet_15948888/PSD313R_4.png)
PSD3XX Famly
2-4
Product
Description
The PSD3XX family integrates high performance user-configurable blocks of EPROM,
SRAM, and programmable logic. The major functional blocks include two programmable
logic arrays, PAD A and PAD B, 256K to 2Mbit of EPROM, 16K bits of SRAM (no SRAM on
PSD3XXR versions), input latches, and output ports. The PSD3XX family is ideal for
applications requiring low power and very small form factors. These include hard disk
control, modems, cellular telephones, instrumentation, computer peripherals, military and
similar applications.
The PSD3XX family offers a unique single-chip solution for microcontrollers that need:
J
I/O reconstruction (microcontrollers lose at least two I/O ports when accessing
external resources).
J
More EPROM and SRAM than the microcontroller’s internal memory.
J
3.3 volt system operation (PSD3XXL versions).
J
Chip-select, control, or latched address lines that are otherwise implemented discretely.
J
An interface to shared external resources.
J
Expanded microcontroller address space.
WSI’s PSD3XX Family Architecture (Figure 1) can efficiently interface with, and enhance,
any low-voltage 8- or 16-bit microcontroller system. This is the first solution that provides
microcontrollers with port expansion, latched addresses, page logic, two programmable
logic arrays (PAD A and PAD B), an interface to shared resources, 256K, 512K, 1M, or
2Mbit EPROM, and 16K bit SRAM on a single chip. The PSD3XX family does not require
any glue logic for interfacing to any 8- or 16-bit microcontroller.
The 8051 microcontroller family can take full advantage of the PSD3XX’s separate program
and data address spaces. Users of the 68HCXX microcontroller family can change the
functionality of the control signals and directly connect the R/W and E, or the R/W and DS
signals. (Users of 16-bit microcontrollers, including the 80186, 8096, 80196 and 16XXX,
can use the PSD301/302/303 in a 16-bit configuration). Address and data buses can be
configured as separate or multiplexed, whichever is required by the host processor.
The flexibility of the PSD3XX I/O ports permits interfacing to shared resources. The
arbitration can be controlled internally by PAD A outputs. The user can assign the following
functions to these ports: standard I/O pins, chip-select outputs from PAD A and PAD B, or
latched address or multiplexed low-order address/data byte. This enables users to design
add-on systems such as disk drives, modems, etc., that easily interface to the host bus
(e.g., IBM PC, SCSI).
The page register extends the accessible address space of certain microcontrollers from
64 K to 1 M. There are 16 pages that can serve as base address inputs to the PAD, thereby
enlarging the address space of 16 address line microcontrollers by a factor of 16.