- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368149 > PSD402A1-12UI Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1322NKM PDF資料下載
參數(shù)資料
| 型號： | PSD402A1-12UI |
| 英文描述： | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1322NKM |
| 中文描述： | 現(xiàn)場可編程外圍 |
| 文件頁數(shù)： | 70/123頁 |
| 文件大?。?/td> | 657K |
| 代理商： | PSD402A1-12UI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
PSD4XX Famly
67
9.5 Power Management Unit
The PSD4XX provides many power saving options. By configuring the PMMRs
(Power Management Mode Registers), the user can reduce power consumption. Table 18
shows the bit configuration of the PMMR0 and PMMR1. The microcontroller is able to
control the power consumption by changing the PMMR bits at run time.
9.5.1 Standby Mode
There are two Standby Modes in the PSD4XX:
J
Power Down Mode
J
Sleep Mode
9.5.1.1 Power Down Mode
In this mode, the internal devices are shut down except for the I/O ports and the ZPLD.
There are three ways the PSD4XX can enter into the Power Down Mode: by controlling
the CSI input, by activating the Automatic Power Down (APD) Logic and the ZPLD, or when
none of the inputs are changing and the Turbo bit is off.
J
The CSI
The CSI input pin is an active low signal. When low, the signal selects and enables the
PSD4XX. The PSD4XX enters into Power Down Mode immediately when the signal
turns high. This signal can be controlled by the microcontrollers, external logic or it can
be grounded. The CSI input turns off the internal bus buffers in Standby Mode. The
address and control signals from the microcontroller are blocked from entering the ZPLD
as inputs.
J
The APDLogic
The APD unit enables the user to enter a power down mode independent of controlling
the CSI input. This feature eliminates the need for external logic (decoders and latches)
to power down the PSD. The APD unit concept is based on tracking the activity on the
ALE pin. If the APD unit is enabled and ALE is not active, the 4-bit APD counter starts
counting and will overflow after 15 clocks, generating a PD (Power Down) signal
powering down the PSD. If sleep mode is enabled, then PD signal will also activate the
sleep mode. Immediately after ALE starts pulsing the PSD will get out of the power down
or sleep mode.
The operation of APD is controlled by the PMMR (see Figure 36a). PMMR1 bit 0 selects
the source of the APD counter clock. After reset the APD counter clock is connected to
PE7 (APD CLK) on the PSD. In order to guarantee that the APD will not overflow there
should be less than 15 APD clocks between two ALE pulses. If CLKIN frequency is
adequate, then it can be connected to the APD and PE7 is used for other functions.
The next step is to select the ALE power down polarity. Usually, MCUs entering power
down will freeze their ALE at logic high or low. By programming bit 1 of PMMR0 the
power down polarity can be defined for the APD. If the APD detects that the ALE is in
the power down polarity for 15 APD counter clocks then the PSD will enter a power
down mode. To enable the APD operation, bit 2 in the PMMR0 should be set high.
9.5.1.2 Sleep Mode
The Sleep Mode is activated if the SLEEP EN bit, the APD EN bit, and the ALE Polarity bit
in the PMMR are set, and the APD Counter has overflowed after 15 clocks (see Figure 36).
In Sleep Mode the PSD4XX consumes less power than the Power Down Mode.
In this mode, the ZPLD still monitors the inputs and responds to them. As soon as the ALE
starts pulsing, the PSD4XX exits the Sleep Mode.
The PSD access time from Sleep Mode is specified by t
LVDV1
. The ZPLD response time to
an input transition is specified by t
LVDV2
.
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD402A1-15J | Hi-Rel Adjustable Voltage 3-Terminal Positive Regulator; Qualified Part Number similar to OM1321NKM |
| PSD402A1-15JI | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1323N2M |
| PSD402A1-15LI | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1325SMM |
| PSD402A1-15U | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; Qualified Part Number similar to OM1322SMM |
| PSD402A1-15UI | Hi-Rel Adjustable Voltage 3-Terminal Negative Regulator; A OM1322SMM with Standard Packaging |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD402A1-15J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-15JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-15LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-15U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD402A1-15UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。