參數(shù)資料
型號： PSD402A2-70J
英文描述： 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a Low-Ohmic TO-254AA package. Also available with Total Dose Rating of 300kRads.; A IRHMS67260 with Standard Packaging
中文描述： 現(xiàn)場可編程外圍
文件頁數(shù)： 36/123頁
文件大?。?/td> 657K
代理商： PSD402A2-70J
PSD4XX Famly
33
9.1.2.5 Port E Macrocell Structure
Figure 18 shows the PE Macrocell block, which consists of 8 identical macrocells. Each
macrocell output can be connected to its own I/O pin on Port E. There are 3 user
programmable global product terms output from the GPLD’s AND ARRAY which are shared
by all the macrocells in Port E:
J
PE.OE
Enable or tri-state Port PE output pins
J
PE.PR
Preset D flip flop in the macrocells
J
PE.RE
Reset/Clear D flip flop in the macrocells
Two other inputs, CLKIN and MACRO-RST, are used as clock and clear inputs to the D flip
flop. The CLKIN comes directly from the CLKIN input pin. The MACRO-RST is the same as
the Reset input pin except it is user configurable.
The circuit of a PE Macrocell is shown in Figure 19. There is only one product term from
the GPLD’s AND ARRAY as input to the macrocell. Users can select the polarity of the
output and configure the macrocell to operate as:
J
Registered Output
Select output from D flip flop
J
Combinatorial Output
Select output from OR gate
J
GPLD Input
Use Port E pin as dedicated input
J
GPLD Output
Use Port E pin as dedicated output
J
GPLD I/O
Use Port E pin as bidirectional pin
J
Macrocell Feedback
Register feedback for state machine implementations or expander feedback from the
combinatorial output, to possibly expand the number of product terms available to
another macrocell.
In case of "Buried Feedback", where the output of the macrocell is not connected
to Port E pin, Port E can be configured to perform other user defined I/O functions.
If pins PE0 and PE1 are used as bus control signal inputs (ALE, PSEN/BHE), the
corresponding macrocells' feedbacks are disabled. The bus control signals are
connected to the ZPLD Input Bus.
The two global product terms assigned for asynchronous clear (PE.RE) and preset (PE.PR)
are for proper PE Macrocell initialization.
The macrocell flip-flop can also be cleared during reset by MACRO-RST as an option. The
clock source is always the input clock CLKIN.
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料
PDF描述
PSD402A2-70U Field-Programmable Peripheral
PSD402A2-90J 250V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-2 package. Also available with Total Dose Rating of 300kRads.; A IRHNA67264 with Standard Packaging
PSD402A2-90U -100V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a 18-pin LCC package; Similar to IRHE9110 with optional total dose rating of 300kRads (si)
PSD403A1 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-254AA package; Similar to IRHM7250 with optional Total Dose Rating of 300kRads
PSD403A1-12J 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-254AA package; A IRHM7250 with Standard Packaging
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD402A2-70U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD402A2-90J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD402A2-90U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD402A2-C-15J 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
PSD402A2-C-15L 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*