參數(shù)資料
型號(hào): PSD403A1-15UI
英文描述: -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA9260 with optional Total Dose Rating of 300kRads
中文描述: 現(xiàn)場(chǎng)可編程外圍
文件頁數(shù): 13/123頁
文件大?。?/td> 657K
代理商: PSD403A1-15UI
PSD4XX Famly
10
9.0
The PSD4XX
Architecture
PSD4XX consists of five major functional blocks:
J
ZPLDBlocks
J
Bus Interface
J
I/OPorts
J
Memory Block
J
Power Management Unit
The functions of each block are described in the following sections. Many of the blocks
perform multiple functions, and are user configurable. The chip configurations are specified
by the user in the PSDsoft Development Software. Other configurations are specified by
setting up the appropriate bits in the configuration registers during run time.
9.1 The ZPLDBlock
The PSD4XX series devices provide two ZPLD configurations. The ZPLD in the
PSD4XXA1
devices has 8 registered macrocells, 8 combinatorial macrocells, and up to 113
product terms.
The
PSD4XXA2
has a full function ZPLD with 24 registered macrocells and up to 126
product terms.
9.1.1 The PSD4XXA1 ZPLDBlock
Key Features
J
2 Embedded ZPLD devices
J
8 registered and 8 combinatorial macrocells
J
Combinatorial/registered outputs
J
Maximum 113 product terms
J
Programmable output polarity
J
User configured register clear/preset
J
User configured register clock input
J
37 Inputs
J
Accessible via 16 I/O pins
J
Power Saving Mode
J
UV-Erasable
General Description
The ZPLD block has 2 embedded PLD devices:
J
DPLD
The Address Decoding PLD, generating select signals to internal I/O or memory blocks.
J
GPLD
The General Purpose PLD provides 8 registered and combinatorial programmable
macrocells for general or complex logic implementation; dedicated to user application.
Figure 4 shows the architecture of the ZPLD. The PLD devices all share the same input
bus. The true or complement of the 37 input signals are fed to the programmable
AND-ARRAY. Names and sources of the input signals are shown in Table 3. The PB
signals, depending on user configuration, can either be macrocell feedbacks or inputs from
Port B.
相關(guān)PDF資料
PDF描述
PSD403A1-20J -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; A JANSR2N7426U with Standard Packaging
PSD403A1-20JI 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; Similar to IRHN7150 with optional Total Dose Rating of 500kRads
PSD403A1-20LI 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; Similar to IRHN7150 with optional Total Dose Rating of 1000kRads
PSD403A1-20LM 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; JANS Certified version of the IRHN7150 with optional Total Dose Rating of 500kRads
PSD403A1-20U 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; JANS Certified version of the IRHN7150
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD403A1-20J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-20JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-20LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-20LM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD403A1-20U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral