- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368149 > PSD403A1-20J -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; A JANSR2N7426U with Standard Packaging PDF資料下載
參數(shù)資料
| 型號： | PSD403A1-20J |
| 英文描述： | -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; A JANSR2N7426U with Standard Packaging |
| 中文描述： | 現(xiàn)場可編程外圍 |
| 文件頁數(shù)： | 74/123頁 |
| 文件大?。?/td> | 657K |
| 代理商： | PSD403A1-20J |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
PSD4XX Famly
71
The PSD4XX
Architecture
(cont.)
Port Configuration
Pin Status
I/O Port
Unchanged
ZPLD Output
Depend on Inputs to the ZPLD
Address Out
Undefined
Data Port
Tri-stated
Peripheral I/O
Tri-stated
Table 20. I/OPin Status During Power Down And Sleep Mode
J
Input Clock
The PSD4XX provides the option to turn off the clock inputs to save AC power
consumption. The clock input (CLKIN) is used as a source for driving the following
modules:
J
ZPLD Array Clock Input
J
ZPLD MacroCell Clock Flip Flop
J
APD Counter Clock
During power down or if any of the modules are not being used the clock to these
modules should be disabled. To reduce AC power consumption, it is especially
important to disable the clock input to the ZPLD array if it is not used as part of a logic
equation.
The ZPLD Array Clock can be disabled by setting PMMR0 bit 5 (ZPLD ACLK).
The ZPLD MacroCell Clock Input can be disabled by setting PMMR0 bit 6
(ZPLD RCLK). The Timer Clock can be disabled by setting PMMR0 bit 7
(TMR CLK). The APD Counter Clock will be disabled automatically if Power Down or
Sleep Mode is entered through the APD unit. The input buffer of the CLKIN input will be
disabled if bits 5 – 7 PMMR0 are set and the APD has overflowed.
PLD
PLD
Access
Time
Access
Recovery
Time To
Normal
Access
Propagation
Delay
Recovery
Time To
Normal
Operation
Power Down
Normal t
PD
(Note 1)
0
No Access
t
LVDV
Sleep
t
LVDV2
(Note 2)
t
LVDV3
(Note 3)
No Access
t
LVDV1
Summary of PSD4XX Timng and Standby Current During Power Down
and Sleep Modes
NOTES: 1. Power Down does not affect the operation of the ZPLD. The ZPLD operation in this mode is based
only on the ZPLD_Turbo Bit.
2. In Sleep Mode any input to the ZPLD will have a propagation delay of t
LVDV2
.
3. PLD recovery time to normal operation after exiting Sleep Mode. An input to the ZPLD during the
transition will have a propagation delay time of t
LVDV3
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD403A1-20JI | 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; Similar to IRHN7150 with optional Total Dose Rating of 500kRads |
| PSD403A1-20LI | 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; Similar to IRHN7150 with optional Total Dose Rating of 1000kRads |
| PSD403A1-20LM | 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; JANS Certified version of the IRHN7150 with optional Total Dose Rating of 500kRads |
| PSD403A1-20U | 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; JANS Certified version of the IRHN7150 |
| PSD403A1-20UI | Field-Programmable Peripheral |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD403A1-20JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD403A1-20LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD403A1-20LM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD403A1-20U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD403A1-20UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。