參數(shù)資料
型號(hào): PSD411A2-12J
英文描述: 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-254AA package; Similar to IRHM7260 with optional Total Dose Rating of 1000kRads
中文描述: 現(xiàn)場(chǎng)可編程外圍
文件頁(yè)數(shù): 54/123頁(yè)
文件大小: 657K
代理商: PSD411A2-12J
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
PSD4XX Famly
51
Register Name
Port
Write/Read
Control Register
A,B,C,D,E
Write/Read
Direction Register
A,B,C,D,E
Write/Read
Open Drain Register
C,D
Write/Read
PLD – I/O Register
A,B,E
Read
Table 13. Port Configuration Registers (PCR)
Register Name
Port
Read/Write
Data In Register
A,B,C,D,E
Read
Data Out Register
A,B,C,D,E
Write/Read
Macrocell Out Register
A,B,E
Read
Table 14. Port Data Registers (PDR)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PA7 Pin
PA6 Pin
PA5 Pin
PA4 Pin
PA3 Pin
PA2 Pin
PA1 Pin
PA0 Pin
Table 15.
Data In Register – Port A
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PA7 Pin
PA6 Pin
PA5 Pin
PA4 Pin
PA3 Pin
PA2 Pin
PA1 Pin
PA0 Pin
= 0
= 0
= 0
= 0
= 0
= 1
= 1
= 1
Drection Register – Port A
(Example: Pins PA0 – PA2 as Output, PA3 – PA7 as Input)
9.3.9 Port Registers
There are two sets of registers per I/O port: the Port Configuration Registers (PCR) which
consist of four 8-bit registers; and the Port Data Registers (PDR) which include three 8-bit
registers. The PCR is used for setting up the port configuration, while the PDR enables the
microcontroller to write or read port data or status bits. Tables 13 and 14 show the names
and the registers and the ports to which they belong.
All the registers in the PCR and PDR are 8-bits wide and each bit is associated with a
pin in the I/O port. In Table 15, the LSB of the Data In Register of Port A is connected to
pin PA0, and the MSB is connected to PA7. This pin configuration also applies to other
registers and ports. For example, in the Direction Register of Port A, writing a hex value of
07 to the register configures pins PA0 – PA2 as output pins, while PA3 – PA7 remain as
input pins.
Registers can be accessed by the microcontroller during normal read/write bus cycles.
The I/O address offset of the registers are listed in the System Configuration section.
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料
PDF描述
PSD411A2-12JI Field-Programmable Peripheral
PSD412A1-20UI -30V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-0.5 package; A IRHNJ597Z30 with Standard Packaging
PSD412A1-70J -100V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a TO-205AF package; A IRHF597130 with Standard Packaging
PSD412A1-70U -30V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a Low-Ohmic TO-254AA package; A IRHMS597Z60 with Standard Packaging
PSD412A1-90J Field-Programmable Peripheral
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD411A2-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD411A2-15J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral