- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368148 > PSD412A1-20J Field-Programmable Peripheral PDF資料下載
參數(shù)資料
| 型號： | PSD412A1-20J |
| 英文描述： | Field-Programmable Peripheral |
| 中文描述： | 現(xiàn)場可編程外圍 |
| 文件頁數(shù)： | 72/123頁 |
| 文件大?。?/td> | 657K |
| 代理商： | PSD412A1-20J |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
PSD4XX Famly
69
APDENBit
ALE Power
Down Polarity
X
ALE Status
APDCounter
0
X
Not Counting
1
X
Pulsing
Not Counting
Counting (Activates Standby
Mode After 15 Clocks)
Counting (Activates Standby
Mode After 15 Clocks)
1
1
1
1
0
0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TMR CLK
ZPLD
RCLK
ZPLD
ACLK
ZPLD
TURBO
APD
ENABLE
ALE PD
Polarity
*
CMISER
1 = OFF
1 = OFF
1 = OFF
1 = OFF
1 = ON
1 = ON
1 = HIGH
PMMR0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
*
*
*
*
*
*
Sleep
Mode
APD CLK
1 = ON
1 = CLKIN
PMMR1
Table 18. Power Management Mode Registers (PMMR0, PMMR1)
Table 19. APDCounter Operation
Bit 0
*
= Should be set to High (1) to operate the APD.
Bit 1
0 = ALE Power Down (PD) Polarity Low.
1 = ALE Power Down (PD) Polarity High.
Bit 2
0 = Automatic Power Down (APD) Disable.
1 = Automatic Power Down (APD) Enable.
Bit 3
0 = EPROM/SRAM CMiser is OFF.
1 = EPROM/SRAM CMiser is ON.
Bit 4
0 = ZPLD Turbo is ON. ZPLD is always ON.
1 = ZPLD Turbo is OFF. ZPLD will Power Down when inputs are not changing.
Bit 5
0 = ZPLD Clock Input into the Array from the CLKIN pin input is connected.
Every Clock change will Power Up the ZPLD when Turbo bit is OFF.
1 = ZPLD Clock Input into the Array from the CLKIN pin input is disconnected.
Bit 6
0 = ZPLD Clock Input into the the MacroCell registers from the CLKIN pin input
is connected.
1 = ZPLD Clock Input into the the MacroCell registers from the CLKIN pin input
is disconnected.
Bit 7
*
= In the PSD4XX should be set to High (1)
Bit 0
0 = Automatic Power Down Unit Clock is connected to Port E7 (PE7) alternate
function input.
1 = Automatic Power Down Unit Clock is connected to the PSD Clock
input (CLKIN).
0 = Sleep Mode Disabled.
1 = Sleep Mode Enabled.
Bit 2–7
0 = Reserved for future use, should be set to zero.
Bit 1
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD412A1-20JI | 200V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHMS57260SE with Standard Packaging |
| PSD412A1-20LI | 500V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-204AA package; A IRH7450SE with Standard Packaging |
| PSD412A1-20LM | 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-0.5 package. Also available with Total Dose Rating of 300kRads.; A IRHNJ67130 with Standard Packaging |
| PSD412A1-20U | 200V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-257AA package; JANS Certified device. Equivalent to IR Part Number IRHY57230CMSE |
| PSD413A1-15J | Field-Programmable Peripheral |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD412A1-20JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A1-20LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A1-20LM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A1-20U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A1-20UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。