- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄368150 > PSD412A2-20LM 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; Similar to IRHY57230CM with optional Total Dose Rating of 500kRads PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD412A2-20LM |
| 英文描述： | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; Similar to IRHY57230CM with optional Total Dose Rating of 500kRads |
| 中文描述： | 現(xiàn)場(chǎng)可編程外圍 |
| 文件頁(yè)數(shù)： | 6/123頁(yè) |
| 文件大小： | 657K |
| 代理商： | PSD412A2-20LM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
PSD4XX Famly
3
2.0
Key Features
J
Two Zero-power Programmable Logic Devices (ZPLDs): the Decode PLD (DPLD) and
the General-purpose PLD (GPLD) can be used for:
Up to 59 Input and 126 output product terms
24 Macrocells and I/O
Decode up to 16 MB of address
State machines and state logic
Generate external signals (chip selects, bus interface, etc.)
J
Microcontroller logic that eliminates the need for external “glue logic” has the following
features:
Ability to interface to multiplexed and non-multiplexed buses
Built-in address latches for multiplexed address/data bus
ALE and Reset polarity are programmable
Multiple configurations are possible for interface to many different microcontrollers
J
Page logic is connected to the ZPLDs and expands the MCU address space to up to
16 times
J
Programmable power management allows:
SRAM, EPROM, and ZPLDs to enter standby mode automatically
Disabling of the clock input to the ZPLDs
ZPLDs to enter a special low power mode (Sleep Mode), based on Turbo bit setting
J
A security bit prevents reading the PSD4XX configuration and the ZPLD contents.
Setting this bit will prevent the device from being copied on a device programmer.
J
Built-in security enables the user to block read accesses from a device programmer
J
Package choices include 68-pin PLCC, 68-pin CLDCC, and 80-pin TQFP
J
Programmable polarity Reset output (includes hysteresis), based on Reset input
J
Simple, menu-driven software (PSDsoft) allows configuration and design entry on a PC.
3.0
Notation
Throughout this data sheet, references are made to the PSD4XX. In most cases, these
references also cover the ZPSD4XX and ZPSD4XXV products. Exceptions will be noted.
The main difference between the ZPSD4XX and the PSD4XX is the standby current (Isb).
The ZPSD4XX devices have been rated for a lower standby current. Also, there is no
low-voltage version of the PSD4XX. There is only the low-voltage version of the ZPSD4XX,
which has a V suffix.
Portable and battery powered systems have recently become major embedded control
application segments. As a result, the demand for electronic components having extremely
low power consumption has increased dramatically. Recognizing this need,
ST
has developed a new Zero Power technology. PSD4XX products virtually eliminate the DC
component of power consumption reducing it to standby levels. Eliminating the DC
component is the basis for the words “Zero Power”. PSD4XX products also minimize the
AC power component when the chip is changing states. The result is a programmable
microcontroller peripheral family that replaces discrete circuit functions while drawing
minimal current.
4.0
Zero-Power
Background
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD412A2-20U | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package; Similar to IRHY57230CM with optional Total Dose Rating of 1000kRads |
| PSD412A2-20UI | Field-Programmable Peripheral |
| PSD412A2-70J | Field-Programmable Peripheral |
| PSD412A2-70U | -200V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a TO-254AA package; A IRHM9230 with Standard Packaging |
| PSD412A2-90J | 200V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57260SE with Standard Packaging |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD412A2-20U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A2-20UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A2-70J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A2-70U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD412A2-90J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。