參數(shù)資料
型號： PSD413A2-20LI
英文描述： Field-Programmable Peripheral
中文描述： 現(xiàn)場可編程外圍
文件頁數(shù)： 2/123頁
文件大?。?/td> 657K
代理商： PSD413A2-20LI
i
PSD4XX Famly
PSD4XX/ZPSD4XX
Field-Programmable Microcontroller Peripherals
Table of Contents
1
2
3
4
5
6
7
8
9
Introduction...........................................................................................................................................................1
Key Features ........................................................................................................................................................2
Notation ................................................................................................................................................................3
Zero-Power Background.......................................................................................................................................3
Integrated Power Management
TM
Operation........................................................................................................5
Design Flow..........................................................................................................................................................6
PSD4XX Family....................................................................................................................................................7
Table 2. PSD4XX Pin Descriptions......................................................................................................................8
The PSD4XX Architecture ..................................................................................................................................10
9.1 The ZPLD Block..........................................................................................................................................10
9.1.1 The PSD4XXA1 ZPLD Block............................................................................................................10
9.1.1.1
The DPLD ..........................................................................................................................12
9.1.1.2
The GPLD..........................................................................................................................13
9.1.1.3
TPA Macrocell Structure...................................................................................................13
9.1.1.4
Port B Macrocell Structure.................................................................................................17
9.1.1.5
The ZPLD Power Management..........................................................................................18
9.1.2 The PSD4XXA2 ZPLD Block............................................................................................................22
9.1.2.1
The DPLD ..........................................................................................................................24
9.1.2.2
The GPLD..........................................................................................................................26
9.1.2.3
Port A Macrocell Structure.................................................................................................26
9.1.2.4
Port B Macrocell Structure.................................................................................................30
9.1.2.5
Port E Macrocell Structure.................................................................................................33
9.1.2.6
The ZPLD Power Management..........................................................................................34
9.2 Bus Interface...............................................................................................................................................37
9.2.1 Bus Interface Configuration..............................................................................................................37
9.2.2 PSD4XX Interface to a Multiplexed Bus...........................................................................................38
9.2.3 PSD4XX Interface to Non-Multiplexed Bus......................................................................................38
9.2.4 Data Byte Enable..............................................................................................................................42
9.2.5 Optional Features.............................................................................................................................43
9.2.6 Bus Interface Examples....................................................................................................................43
9.3 I/O Ports......................................................................................................................................................48
9.3.1 Standard MCU I/O............................................................................................................................48
9.3.2 PLD I/O ...........................................................................................................................................48
9.3.3 Address Out......................................................................................................................................49
9.3.4 Address In ........................................................................................................................................49
9.3.5 Data Port ..........................................................................................................................................49
9.3.6 Alternate Function In ........................................................................................................................49
9.3.7 Peripheral I/O ...................................................................................................................................50
9.3.8 Open Drain Outputs..........................................................................................................................50
9.3.9 Port Registers...................................................................................................................................51
9.3.10 Port A – Functionality and Structure.................................................................................................54
9.3.11 Port B – Functionality and Structure.................................................................................................54
9.3.12 Port C and Port D – Functionality and Structure ..............................................................................57
9.3.13 Port E – Functionality and Structure.................................................................................................57
9.4 Memory Block.............................................................................................................................................61
9.4.1 EPROM ............................................................................................................................................61
9.4.2 SRAM...............................................................................................................................................61
相關(guān)PDF資料
PDF描述
PSD413A2-20LM 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; Similar to IRHN7250 with optional Total Dose Rating of 1000kRads
PSD413A2-20U Field-Programmable Peripheral
PSD413A2-20UI 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-1 package; JANS Certified version of the IRHN7250
PSD413A2-70J 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-2 package. Also available in 300kRads.; Similar to IRHNA67260 with optional Total Dose Rating of 300kRads
PSD401A1-15U Field-Programmable Peripheral
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD413A2-C-70L 制造商:WSI 功能描述:
PSD4-16 制造商:Tamura Corporation of America 功能描述:
PSD4-20 制造商:MICROTRAN 功能描述:POWER TRANSFORMER, 6 VA
PSD4235G2-70U 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD4235G2-90U 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*