- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224799 > PSD4235G2V-A-15JI (意法半導(dǎo)體) Flash In-System-Programmable Peripherals for 16-Bit MCUs PDF資料下載
參數(shù)資料
| 型號： | PSD4235G2V-A-15JI |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| 中文描述： | Flash在系統(tǒng)可編程外設(shè)的16位微控制器 |
| 文件頁數(shù)： | 13/93頁 |
| 文件大小： | 503K |
| 代理商： | PSD4235G2V-A-15JI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Preliminary Information
PSD4000 Series
17
FS0-7
Instruction
or
(Note 14)
CSBOOT0-3 Cycle 1 Cycle 2 Cycle 3
Cycle 4
Cycle5
Cycle 6
Cycle 7
Read (Note 5)
1
“Read”
RA RD
Read Main Flash ID
1
AAh
55h
90h
“Read”
(Note 6)
@XAAAh @X554h @XAAAh
ID
@XX02h
Read Sector Protection
1
AAh
55h
90h
“Read”
(Notes 6,8,13)
@XAAAh @X554h @XAAAh 00h or 01h
@XX04h
Program a Flash Word
1
AAh
55h
A0h
PD@PA
@XAAAh @X554h @XAAAh
Erase One Flash Sector
1
AAh
55h
80h
AAh
55h
30h
@XAAAh @X554h @XAAAh
@XAAAh
@X554h
@SA
@next SA
(Note 7)
Erase Flash Block
1
AAh
55h
80h
AAh
55h
10h
(Bulk Erase)
@XAAAh @X554h @XAAAh
@XAAAh
@X554h
@XAAAh
Suspend Sector Erase
1
B0h
(Note 11)
@xxxh
Resume Sector Erase
1
30h
(Note 12)
@xxxh
Reset (Note 6)
1
F0 @ any
address
Unlock Bypass
1
AAh
55h
20h
@XAAAh @X554h @XAAAh
Unlock Bypass Program
1
A0h
PD@PA
(Note 9)
@XXXXh
Unlock Bypass Reset
1
90h
00h
(Note 10)
@XXXXh @XXXXh
Table 8. Instructions
X
= Don’t Care. “xxxh” address in the above table must be an even address.
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WR#
(CNTL0) pulse. PA is an even address for PSD in word programming mode.
PD = Data (word) to be programmed at location PA. Data is latched on the rising edge of WR# (CNTL0) pulse.
SA = Address of the sector to be erased or verified. The chip select (FS0-7 or CSBOOT0-3) of the sector to be
erased must be active (high).
NOTES:
1.
All bus cycles are write bus cycle except the ones with the “read” label.
2.
All values are in hexadecimal.
3.
FS0-7 and CSBOOT0-3 are active high and are defined in PSDsoft.
4.
Only Address bits A11-A0 are used in Instruction decoding.
5.
No unlock or command cycles required when device is in read mode.
6.
The Reset command is required to return to the read mode after reading the Flash ID, Sector Protect status
or if DQ5 (DQ13) goes high.
7.
Additional sectors to be erased must be entered within 80s.
8.
The data is 00h for an unprotected sector and 01h for a protected sector. In the fourth cycle, the sector chip
select is active and (A1 = 1, A0 = 0).
9.
The Unlock Bypass command is required prior to the Unlock Bypass Program command.
10. The Unlock Bypass Reset command is required to return to reading array data when the device is in the
Unlock Bypass mode.
11. The system may read and program functions in non-erasing sectors, read the Flash ID or read the Sector
Protect status, when in the Erase Suspend mode. The erase Suspend command is valid only during a sector
erase operation.
12. The Erase Resume command is valid only during the Erase Suspend mode.
13. The MCU cannot invoke these instructions while executing code from the same Flash memory for which the
instruction is intended. The MCU must fetch, for example, codes from the Secondary Flash memory when
reading the Sector Protection Status of the main Flash.
14. All write bus cycles in an instruction are byte write to even address (XA4Ah or X554h). Flash Programming
bys cycle is writing a word to even address.
The
PSD4000
Functional
Blocks
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD4235G2V-A-15M | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4235G2V-A-15MI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4235G2V-A-15U | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4235G2V-A-15UI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4235G2V-A-20B81 | Tantalum Electrolytic Capacitor; Capacitance:100uF; Capacitance Tolerance:+/- 20 %; Working Voltage, DC:10V; Package/Case:7343-31; Terminal Type:PCB SMT; ESR:0.0055ohm; Dielectric Material:Tantalum; Operating Temp. Max:105 C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4256G6V-10UI | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 3.3V 8M 100ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PSD4-36 | 制造商:Tamura Corporation of America 功能描述: |
| PSD-45 | 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:45W DC-DC Single Output Switching Power Supply |
| PSD-45_11 | 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:45W DC-DC Single Output Switching Power Supply |
| PSD-45A-05 | 功能描述:線性和開關(guān)式電源 30W 5Vout 6A Input 9.2-18VDC RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風(fēng)格:Rack 長度: 寬度: 高度: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。