- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224799 > PSD4235G2V-B-70UI (意法半導體) Flash In-System-Programmable Peripherals for 16-Bit MCUs PDF資料下載
參數(shù)資料
| 型號： | PSD4235G2V-B-70UI |
| 廠商： | 意法半導體 |
| 英文描述： | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| 中文描述： | Flash在系統(tǒng)可編程外設(shè)的16位微控制器 |
| 文件頁數(shù)： | 48/93頁 |
| 文件大?。?/td> | 503K |
| 代理商： | PSD4235G2V-B-70UI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Preliminary Information
PSD4000 Series
49
The
PSD4000
Functional
Blocks
(cont.)
9.4.2.4 Address In Mode
For microcontrollers that have more than 16 address lines, the higher addresses can be
connected to Ports A, B, C, D or F and are routed as inputs to the PLDs. The address
input can be latched by the address strobe (ALE/AS). Any input that is included in the
DPLD equations for the Main Flash, Boot Flash, or SRAM is considered to be an address
input.
9.4.2.5 Data Port Mode
Port F and G can be used as a data bus port for a microcontroller with a non-multiplexed
address/data bus. The Data Port is connected to the data bus of the microcontroller. The
general I/O functions are disabled in Port F and G if the ports are configured as Data Port.
Data Port Mode is automatically configured in PSDsoft when a non-multiplexed bus MCU
is selected.
9.4.2.6 JTAG ISP
Port E is JTAG compliant, and can be used for In-System Programming (ISP).
9.4.2.7 MCU Reset Mode
Port F and G can be configured to operate in “MCU Reset” mode. This mode is available
when PSD is configured for the Motorola 16-bit 683XX and HC16 family and is active only
during reset.
At the rising edge of the Reset input, the MCU reads the logic level on the Data Bus D15-0
pins. The MCU then configures some of its I/O pin functions according to the logic level
input on the data bus lines. Two dedicated buffers are usually enabled during reset to drive
the data bus lines to the desired logic level.
The PSD4135G2 can replace the two buffers by configuring Port F and G to operate in
MCU Reset Mode. In this mode, the PSD will drive the pre-defined logic level or data
pattern onto the MCU Data Bus when reset is active and there is no ongoing bus cycle.
After reset, Port F and G return to the normal Data Port Mode.
The MCU Reset Mode is enabled and configured in PSDsoft. The user defines the logic
level (data pattern) that will be driven out from Port F and G during reset.
9.4.2.3 Address Out Mode
For microcontrollers with a multiplexed address/data bus, Address Out Mode can be used
to drive latched addresses onto the port pins. These port pins can, in turn, drive external
devices. Either the output enable or the corresponding bits of both the Direction Register
and Control Register must be set to a ‘1’ for pins to use Address Out Mode. This must be
done by the MCU at run-time. See Table 18 for the address output pin assignments on
Ports E, F and F for various MCUs.
Note: Do not drive address lines with Address Out Mode to an external memory device if
it is intended for the MCU to boot from the external device. The MCU must first boot from
PSD memory so the Direction and Control register bits can be set.
MCU
Port E (3:0)
Port E (7:4)
Port F (3:0)
Port F (7:4)
Port G (3:0)
Port G (7:4)
80C51XA
N/A
Addr (7:4)
N/A
Addr (7:4)
Addr (11:8)
Addr (15:12)
All Other
MCU with
Addr (3:0)
Addr (7:4)
Addr (3:0)
Addr (7:4)
Addr (11:8)
Addr (15:12)
Multiplexed
Bus
Table 18. I/O Port Latched Address Output Assignments
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD4235G2V-B-90B81 | CAP 330UF 6V 20% TANT SMD-7343-31 TR-7-PL SN100% LOWESR-0450 |
| PSD4235G2V-B-90B81I | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4235G2V-B-90J | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
| PSD4235G2V-B-90JI | Conductive Polymer Chip Capacitors / T520 Series - KO Cap; Capacitance [nom]: 330uF; Working Voltage (Vdc)[max]: 6.3V; Capacitance Tolerance: +/-20%; Dielectric: Conductive Polymer; ESR: 40mΩ; Lead Style: Surface-Mount Chip; Lead Dimensions: 7343-31; Termination: 100% Tin (Sn); Body Dimensions: 7.3mm x 4.3mm x 2.8mm; Temperature Range: -55C to +105C; Container: Tape & Reel; Qty per Container: 500; Features: Low ESR |
| PSD4235G2V-C-12UI | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD4256G6V-10UI | 功能描述:CPLD - 復雜可編程邏輯器件 3.3V 8M 100ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| PSD4-36 | 制造商:Tamura Corporation of America 功能描述: |
| PSD-45 | 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:45W DC-DC Single Output Switching Power Supply |
| PSD-45_11 | 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:45W DC-DC Single Output Switching Power Supply |
| PSD-45A-05 | 功能描述:線性和開關(guān)式電源 30W 5Vout 6A Input 9.2-18VDC RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓（通道 1）:20 V 輸出電流（通道 1）:40 A 商用/醫(yī)用: 輸出電壓（通道 2）: 輸出電流（通道 2）: 安裝風格:Rack 長度: 寬度: 高度: |
發(fā)布緊急采購，3分鐘左右您將得到回復。