- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378074 > PSD8135V20MT (意法半導體) Flash In-System Programmable ISP Peripherals For 8-bit MCUs PDF資料下載
參數(shù)資料
| 型號： | PSD8135V20MT |
| 廠商： | 意法半導體 |
| 英文描述： | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| 中文描述： | Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器 |
| 文件頁數(shù)： | 1/110頁 |
| 文件大小： | 1685K |
| 代理商： | PSD8135V20MT |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁
1/110
August 2004
PSD813F1
Flash In-System Programmable (ISP)
Peripherals for 8-bit MCUs, 5V
FEATURES SUMMARY
DUAL BANK FLASH MEMORIES
–
1 Mbit of Primary Flash Memory (8
Uniform Sectors)
–
256 Kbit Secondary EEPROM (4 Uniform
Sectors)
–
Concurrent operation: read from one
memory while erasing and writing the
other
16 Kbit SRAM (BATTERY-BACKED)
PLD WITH MACROCELLS
–
Over 3,000 Gates Of PLD: DPLD and
CPLD
–
DPLD - User-defined Internal chip-select
decoding
–
CPLD with 16 Output Macrocells (OMCs)
and 24 Input Macrocells (IMCs)
27 RECONFIGURABLE I/Os
–
27 individually configurable I/O port pins
that can be used for the following
functions:
MCU I/Os;
PLD I/Os;
Latched MCU address output; and
Special function I/Os.
Note:
16 of the I/O ports may be
configured as open-drain outputs.
ENHANCED JTAG SERIAL PORT
–
Built-in JTAG-compliant serial port allows
full-chip In-System Programmability (ISP)
–
Efficient manufacturing allows for easy
product testing and programming
PAGE REGISTER
–
Internal page register that can be used to
expand the microcontroller address space
by a factor of 256.
PROGRAMMABLE POWER MANAGEMENT
I
I
I
I
I
I
I
Figure 1. Packages
I
HIGH ENDURANCE:
–
100,000 Erase/WRITE Cycles of Flash
Memory
–
10,000 Erase/WRITE Cycles of EEPROM
–
1,000 Erase/WRITE Cycles of PLD
–
Data Retention: 15-year minimum at 90°C
(for Main Flash, Boot, PLD and
Configuration bits).
SINGLE SUPPLY VOLTAGE:
–
5V±10% for 5V
STANDBY CURRENT AS LOW AS 50μA
I
I
PQFP52 (M)
PLCC52 (J)
TQFQ64 (U)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD8135V70MT | Enhanced High Power Factor Preregulator 16-SOIC 0 to 70 |
| PSD8135V90MT | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F1-A | Enhanced High Power Factor Preregulator 16-PDIP 0 to 70 |
| PSD813F1-A-12JI | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F1-A-12MI | Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD8135V70JIT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8135V70JT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8135V70MIT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8135V70MT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD8135V90JIT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
發(fā)布緊急采購，3分鐘左右您將得到回復。