參數(shù)資料
型號(hào): PSD813F1A-12J
廠商: 意法半導(dǎo)體
英文描述: Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
中文描述: Flash在系統(tǒng)可編程(ISP)的周邊8位MCU,5V的
文件頁(yè)數(shù): 92/110頁(yè)
文件大?。?/td> 1685K
代理商: PSD813F1A-12J
PSD813F1
92/110
Table 57. WRITE, Erase and Program Timing (5V devices)
Note: 1. Any input used to select an internal PSD function.
2. In multiplexed mode, latched address generated from ADIO delay to address output on any port.
3. WR has the same timing as E, LDS, UDS, WRL, and WRH signals.
4. Assuming data is stable before active WRITE signal.
5. Assuming WRITE is active before data becomes valid.
6. T
WHAX2
is the address hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.
Symbol
Parameter
Conditions
-90
-12
-15
Unit
Min
Max
Min
Max
Min
Max
t
LVLX
ALE or AS Pulse Width
20
22
28
ns
t
AVLX
Address Setup Time
(Note
1
)
6
8
10
ns
t
LXAX
Address Hold Time
(Note
1
)
8
9
11
ns
t
AVWL
Address Valid to Leading
Edge of WR
(Notes
1,3
)
15
18
20
ns
t
SLWL
CS Valid to Leading Edge of WR
(Note
3
)
15
18
20
ns
t
DVWH
WR Data Setup Time
(Note
3
)
35
40
45
ns
t
WHDX
WR Data Hold Time
(Note
3
)
5
5
5
ns
t
WLWH
WR Pulse Width
(Note
3
)
35
40
45
ns
t
WHAX1
Trailing Edge of WR to Address Invalid
(Note
3
)
8
9
10
ns
t
WHAX2
Trailing Edge of WR to DPLD Address
Invalid
(Note
3,6
)
0
0
0
ns
t
WHPV
Trailing Edge of WR to Port Output
Valid Using I/O Port Data Register
(Note
3
)
30
35
38
ns
t
DVMV
Data Valid to Port Output Valid
Using Macrocell Register
Preset/Clear
(Notes
3,5
)
55
60
65
ns
t
AVPV
Address Input Valid to Address
Output Delay
(Note
2
)
25
28
30
ns
t
WLMV
WR Valid to Port Output Valid Using
Macrocell Register Preset/Clear
(Notes
3,4
)
55
60
65
ns
相關(guān)PDF資料
PDF描述
PSD813F1A-12JI Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F1A-12JT Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F4-12 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F4-15 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F2-20 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD813F1-A-12JI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F1A-12JI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 120ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD813F1A-12JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F1A-12M 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F1-A-12MI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs