參數(shù)資料
型號(hào)： PSD813F4
廠商： 意法半導(dǎo)體
英文描述： Flash In-System Programmable ISP Peripherals For 8-bit MCUs
中文描述： Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
文件頁(yè)數(shù)： 66/110頁(yè)
文件大?。?/td> 1685K
代理商： PSD813F4
PSD813F1
66/110
For Users of the HC11 (or compatible)
The HC11 turns off its E clock when it sleeps.
Therefore, if you are using an HC11 (or compati-
ble) in your design, and you wish to use the Pow-
er-down mode, you must not connect the E clock
to CLKIN (PD1). You should instead connect an
independent clock signal to the CLKIN input
(PD1). The clock frequency must be
less than
15
times the frequency of AS. The reason for this is
that if the frequency is greater than 15 times the
frequency of AS, the PSD will keep going into
Power-down mode.
Other Power Saving Options
The PSD offers other reduced power saving op-
tions that are independent of the Power-down
mode. Except for the SRAM Stand-by and Chip
Select Input (CSI, PD2) features, they are enabled
by setting bits in the PMMR0 and PMMR2 regis-
ters.
PLD Power Management
The power and speed of the PLDs are controlled
by the Turbo bit (bit 3) in the PMMR0. By setting
the bit to
‘
1
’
, the Turbo mode is disabled and the
PLDs consume Zero Power current when the in-
puts are not switching for an extended time of
70ns. The propagation delay time will be in-
creased by 10ns after the Turbo bit is set to
‘
1
’
(turned off) when the inputs change at a composite
frequency of less than 15 MHz. When the Turbo bit
is set to a
‘
0
’
(turned on), the PLDs run at full power
and speed. The Turbo bit affects the PLD
’
s D.C.
power, AC power, and propagation delay.
Note:
Blocking MCU control signals with PMMR2
bits can further reduce PLD AC power consump-
tion.
SRAM Standby Mode (Battery Backup)
The PSD supports a battery backup operation that
retains the contents of the SRAM in the event of a
power loss. The SRAM has a V
STBY
pin (PC2) that
can be connected to an external battery. When
V
CC
becomes lower than V
STBY
then the PSD will
automatically connect to V
STBY
as a power source
to the SRAM. The SRAM Standby Current (I
STBY
)
is typically 0.5μA. The SRAM data retention volt-
age is 2 V minimum. The battery-on indicator (V
BA-
TON
) can be routed to PC4. This signal indicates
when the V
CC
has dropped below the V
STBY
volt-
age.
PSD Chip Select Input (CSI, PD2)
Pin PD2 of Port D can be configured in PSDsoft
Express as the CSI input. When low, the signal se-
lects and enables the internal Flash, EEPROM,
SRAM, and I/O for READ or WRITE operations in-
volving the PSD. A high on the CSI pin will disable
the Flash memory, EEPROM, and SRAM, and re-
duce the PSD power consumption. However, the
PLD and I/O pins remain operational when CSI is
High.
Note:
There may be a timing penalty when using
the CSI pin depending on the speed grade of the
PSD that you are using. See the timing parameter
t
SLQV
in
Table 63., page 95
or
Table 64., page 95
.
Input Clock
The PSD provides the option to turn off the CLKIN
input to the PLD to save AC power consumption.
The CLKIN is an input to the PLD AND array and
the Output Macrocells. During Power Down Mode,
or, if the CLKIN input is not being used as part of
the PLD logic equation, the clock should be dis-
abled to save AC power. The CLKIN will be dis-
connected from the PLD AND array or the
Macrocells by setting bits 4 or 5 to a
‘
1
’
in PMMR0.
Figure 34. Enable Power-down Flow Chart
Enable APD
Set PMMR0 Bit 1 = 1
PSD in Power
Down Mode
ALE/AS idle
for 15 CLKIN
clocks
RESET
Yes
No
OPTIONAL
Disable desired inputs to PLD
by setting PMMR0 bits 4 and 5
and PMMR2 bits 2 through 6.
AI02892
相關(guān)PDF資料
PDF描述
PSD813F5 Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2-12J Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2-12JI Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2-12JIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F2-12JT Miniature Switch, High Precision
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD813F4-15J 制造商:WSI 功能描述:
PSD813F4-15JI 制造商:WSI 功能描述:
PSD813F4A-90J 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD813F2A-90J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD813F4A-90M 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD813F2A-90M RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD813F4VA-15J 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 U 511-PSD813F2VA-15J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*