參數資料
型號: PSD813F5-15
廠商: 意法半導體
英文描述: Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
中文描述: Flash在系統(tǒng)可編程(ISP)的周邊8位MCU,5V的
文件頁數: 33/110頁
文件大小: 1685K
代理商: PSD813F5-15
33/110
PSD813F1
PAGE REGISTER
The 8-bit Page Register increases the addressing
capability of the microcontroller by a factor of up to
256. The contents of the register can also be read
by the microcontroller. The outputs of the Page
Register (PGR0-PGR7) are inputs to the DPLD
decoder and can be included in the Flash Memory,
EEPROM, and SRAM chip select equations.
If memory paging is not needed, or if not all 8 page
register bits are needed for memory paging, then
these bits may be used in the CPLD for general
logic.
Figure
14
shows the Page Register. The eight flip
flops in the register are connected to the internal
data bus D0-D7. The microcontroller can write to
or read from the Page Register. The Page Regis-
ter can be accessed at address location CSIOP +
E0h.
Figure 14. Page Register
RESET
D0 - D7
R/W
D0
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
D1
D2
D3
D4
D5
D6
D7
PAGE
REGISTER
PGR0
PGR1
PGR2
PGR3
Flash DPLD
AND
Flash CPLD
INTERNAL
SELECTS
AND LOGIC
PLD
PGR4
PGR5
PGR6
PGR7
AI09224
相關PDF資料
PDF描述
PSD813F5-20 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F5-70 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F5-90 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F5V-12 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F5V-15 Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
相關代理商/技術參數
參數描述
PSD813F5-15JI 制造商:WSI 功能描述:
PSD813F5-15U 制造商:WSI 功能描述: 制造商:WSI 功能描述:1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP64
PSD813F5-90J 制造商:WSI 功能描述:
PSD813F5-90U 制造商:WSI 功能描述:
PSD813F5-A-15J 制造商:STMicroelectronics 功能描述:Flash in-system programmable microcontroller peripheral device