
P
P
3
(INPUTS)
(32)
(8)
(16)
(1)
PDN (APD OUTPUT)
I/O PORTS (PORT A,B,C,F)
(8)
PGR0 -PGR7
(8)
MCELLA.FB [7:0] (FEEDBACKS)
MCELLB.FB [7:0] (FEEDBACKS)
A[15:0]
*
(4)
(3)
PD[3:0] (ALE,CLKIN,CSI)
CNTRL[2:0] (READ/WRITE CONTROL SIGNALS)
(1)
(1)
RESET
RD_BSY
RS0
CSIOP
PSEL0
PSEL1
8 FLASH MEMORY
SECTOR SELECTS
4 SECONDARY
FLASH MEMORY
SECTOR SELECTS
SRAM SELECT
I/O DECODER
SELECT
PERIPHERAL I/O MODE
SELECT
CSBOOT 0
CSBOOT 1
CSBOOT 2
CSBOOT 3
FS0
FS7
3
3
3
3
3
3
3
3
3
3
3
3
3
JTAGSEL
F
*
NOTE: 1.
The address inputs are A[19:4] in 80C51XA mode.
Additional address lines can be brought into PSD via Port A, B, C, D or F.
2.