<big id="gnded"><form id="gnded"><strike id="gnded"></strike></form></big>
  • <rp id="gnded"></rp>
    <form id="gnded"><pre id="gnded"><output id="gnded"></output></pre></form>
    <code id="gnded"><label id="gnded"><dfn id="gnded"></dfn></label></code>
  • <tfoot id="gnded"><form id="gnded"></form></tfoot><menuitem id="gnded"><input id="gnded"></input></menuitem>
  • <var id="gnded"><label id="gnded"></label></var>
  • 參數(shù)資料
    型號(hào): PSD835G3V-B-15JI
    廠商: 意法半導(dǎo)體
    英文描述: Configurable Memory System on a Chip for 8-Bit Microcontrollers
    中文描述: 在8片位微控制器可配置存儲(chǔ)系統(tǒng)
    文件頁(yè)數(shù): 64/110頁(yè)
    文件大小: 570K
    代理商: PSD835G3V-B-15JI
    PSD835G2
    PSD8XX Family
    63
    The
    PSD4000
    Functional
    Blocks
    (cont.)
    I
    DATA OUT
    REG.
    D
    Q
    D
    G
    Q
    D
    Q
    D
    Q
    WR
    WR
    WR
    ADDRESS
    EXT. CS (PORT F)
    ENABLE PRODUCT TERM (.OE)
    ALE
    READ MUX
    P
    D
    B
    CONTROL REG.
    DIR REG.
    ENABLE OUT
    CPLD INPUT (PORT F)
    ISP OR BATTERY BACK-UP (PORT E)
    DATA IN
    OUTPUT
    SELECT
    OUTPUT
    MUX
    PORT PIN
    DATA OUT
    ADDRESS
    A[7:0] OR A[15:8]
    CONFIGURATION
    BIT
    Figure 28. Ports E, F and G Structure
    9.4.8 Port F – Functionality and Structure
    Port F can be configured to perform one or more of the following functions:
    J
    MCU I/O Mode
    J
    CPLD Output – external chip select ECS[7:0] can be connected to Port F (or Port C).
    J
    CPLD Input – as direct input ot the CPLD array.
    J
    Address In – additional high address inputs. Direct input to the CPLD array, no Input
    Micro
    Cells latching is available.
    J
    Latched Address Out – Provide latched address out per Table 29.
    J
    Slew Rate – pins can be set up for fast slew rate.
    J
    Data Port – connected to D[7:0] when Port F is configured as Data Port for a
    non-multiplexed bus.
    J
    Peripheral I/O Mode
    9.4.9 Port G – Functionality and Structure
    Port G can be configured to perform one or more of the following functions:
    J
    MCU I/O Mode
    J
    Latched Address Out – provide latched address out per Table 29.
    J
    Open Drain – pins can be configured in Open Drain Mode
    相關(guān)PDF資料
    PDF描述
    PSD835G3V-B-15M Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835G3V-B-15MI Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835G3V-B-15U Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835G3V-B-15UI Configurable Memory System on a Chip for 8-Bit Microcontrollers
    PSD835G3V-B-20B81 Configurable Memory System on a Chip for 8-Bit Microcontrollers
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD853F2-70J 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
    PSD853F2-70M 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90J 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90JI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90M 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100