<small id="dm991"></small>
  • <nobr id="dm991"></nobr>

    參數(shù)資料
    型號: PSD914570MT
    廠商: 意法半導體
    英文描述: Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    中文描述: Flash在系統(tǒng)可編程ISP的外設的8位微控制器
    文件頁數(shù): 65/110頁
    文件大小: 1737K
    代理商: PSD914570MT
    65/110
    PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
    Table 30. Power Management Mode Registers PMMR0 (Note 1)
    Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (RESET) pulses do not clear the registers.
    Table 31. Power Management Mode Registers PMMR2 (Note 1)
    Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (RESET) pulses do not clear the registers.
    Bit 0
    X
    0
    Not used, and should be set to zero.
    Bit 1
    APD Enable
    0 = off Automatic Power-down (APD) is disabled.
    1 = on Automatic Power-down (APD) is enabled.
    Bit 2
    X
    0
    Not used, and should be set to zero.
    Bit 3
    PLD Turbo
    0 = on PLD Turbo mode is on
    1 = off PLD Turbo mode is off, saving power.
    Bit 4
    PLD Array clk
    0 = on
    CLKIN (PD1) input to the PLD AND Array is connected. Every change of CLKIN
    (PD1) Powers-up the PLD when Turbo Bit is ’0.’
    1 = off CLKIN (PD1) input to PLD AND Array is disconnected, saving power.
    Bit 5
    PLD MCell clk
    0 = on CLKIN (PD1) input to the PLD macrocells is connected.
    1 = off CLKIN (PD1) input to PLD macrocells is disconnected, saving power.
    Bit 6
    X
    0
    Not used, and should be set to zero.
    Bit 7
    X
    0
    Not used, and should be set to zero.
    Bit 0
    X
    0
    Not used, and should be set to zero.
    Bit 1
    X
    0
    Not used, and should be set to zero.
    Bit 2
    PLD Array
    CNTL0
    0 = on Cntl0 input to the PLD AND Array is connected.
    1 = off Cntl0 input to PLD AND Array is disconnected, saving power.
    Bit 3
    PLD Array
    CNTL1
    0 = on Cntl1 input to the PLD AND Array is connected.
    1 = off Cntl1 input to PLD AND Array is disconnected, saving power.
    Bit 4
    PLD Array
    CNTL2
    0 = on Cntl2 input to the PLD AND Array is connected.
    1 = off Cntl2 input to PLD AND Array is disconnected, saving power.
    Bit 5
    PLD Array
    ALE
    0 = on ALE input to the PLD AND Array is connected.
    1 = off ALE input to PLD AND Array is disconnected, saving power.
    Bit 6
    PLD Array
    DBE
    0 = on DBE input to the PLD AND Array is connected.
    1 = off DBE input to PLD AND Array is disconnected, saving power.
    Bit 7
    X
    0
    Not used, and should be set to zero.
    相關PDF資料
    PDF描述
    PSD914590JIT Low-Power BiCMOS Current-Mode PWM 8-TSSOP -40 to 85
    PSD9332V70MT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD9332V90MIT Low Power, Dual Output, Current Mode PWM Controller 16-SOIC -40 to 85
    PSD9332V90MT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD933320JIT Low Power, Dual Output, Current Mode PWM Controller 16-SSOP/QSOP -40 to 85
    相關代理商/技術參數(shù)
    參數(shù)描述
    PSD934F2-15J 功能描述:SPLD - 簡單可編程邏輯器件 5V 2M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD934F290J 制造商:WSI 功能描述:
    PSD934F2-90J 功能描述:SPLD - 簡單可編程邏輯器件 PLCC-52 5V 2M 90NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD934F2-90M 功能描述:SPLD - 簡單可編程邏輯器件 5V 2M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD934F2V-15J 功能描述:SPLD - 簡單可編程邏輯器件 3.3V 2M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24