<source id="uogtw"></source>

    <nobr id="uogtw"></nobr>
            
    
    
    參數(shù)資料
    型號: PSD953420MT
    廠商: 意法半導體
    元件分類: 基準電壓源/電流源
    英文描述: BiCMOS Power Factor Preregulator 16-PDIP -40 to 85
    中文描述: Flash在系統(tǒng)可編程ISP的外設的8位微控制器
    文件頁數(shù): 40/110頁
    文件大?。?/td> 1737K
    代理商: PSD953420MT
    PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
    40/110
    Input Macrocells (IMC)
    The CPLD has 24 Input Macrocells (IMC), one for
    each pin on Ports A, B, and C. The architecture of
    the Input Macrocells (IMC) is shown in
    Figure
    17., page 41
    . The Input Macrocells (IMC) are indi-
    vidually configurable, and can be used as a latch,
    register, or to pass incoming Port signals prior to
    driving them onto the PLD input bus. The outputs
    of the Input Macrocells (IMC) can be read by the
    MCU through the internal data bus.
    The enable for the latch and clock for the register
    are driven by a multiplexer whose inputs are a
    product term from the CPLD AND Array or the
    MCU Address Strobe (ALE/AS). Each product
    term output is used to latch or clock four Input
    Macrocells (IMC). Port inputs 3-0 can be con-
    trolled by one product term and 7-4 by another.
    Configurations for the Input Macrocells (IMC) are
    specified by equations written in PSDabel (see Ap-
    plication Note
    AN1171
    ). Outputs of the Input Mac-
    rocells (IMC) can be read by the MCU via the IMC
    buffer.
    See
    the
    section
    PORTS, page 51
    .
    entitled
    I/O
    Input Macrocells (IMC) can use Address Strobe
    (ALE/AS, PD0) to latch address bits higher than
    A15. Any latched addresses are routed to the
    PLDs as inputs.
    Input Macrocells (IMC) are particularly useful with
    handshaking communication applications where
    two processors pass data back and forth through
    a common mailbox.
    Figure 18., page 42
    shows a
    typical configuration where the Master MCU writes
    to the Port A Data Out Register. This, in turn, can
    be read by the Slave MCU via the activation of the
    “Slave-Read” output enable product term.
    The Slave can also write to the Port A Input Mac-
    rocells (IMC) and the Master can then read the In-
    put Macrocells (IMC) directly.
    Note that the “Slave-Read” and “Slave-Wr” signals
    are product terms that are derived from the Slave
    MCU inputs Read Strobe (RD, CNTL1), Write
    Strobe (WR, CNTL0), and Slave_CS.
    相關PDF資料
    PDF描述
    PSD953470JIT BiCMOS Power Factor Preregulator 16-TSSOP -40 to 85
    PSD953470JT BiCMOS Power Factor Preregulator 16-TSSOP -40 to 85
    PSD953470MIT BiCMOS Power Factor Preregulator 16-TSSOP -40 to 85
    PSD953470MT BiCMOS Power Factor Preregulator 16-TSSOP -40 to 85
    PSD953490JIT BiCMOS Power Factor Preregulator 16-SOIC -40 to 85
    相關代理商/技術參數(shù)
    參數(shù)描述
    PSD954F2-90J 功能描述:SPLD - 簡單可編程邏輯器件 U 511-PSD854F2-90J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD954F2-90M 功能描述:SPLD - 簡單可編程邏輯器件 U 511-PSD854F2-90M RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD954F2V-90J 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 2M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD954F2V-90M 功能描述:SPLD - 簡單可編程邏輯器件 PQFP-52 3V 2M 90NS RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PS-DA0104-01 制造商:POWER-SYSTEMS 制造商全稱:Power Systems GmbH+Co.KG 功能描述:DC-AC INVERTER UNIT 4 W SINGLE OUTPUTS