
www.ti.com
ELECTRICAL CHARACTERISTICS
SLTS205G – JUNE 2003 – REVISED FEBRUARY 2007
T
A = 25°C, VI = 12 V, VO = 3.3 V, CI = 560 F, CO = 0 F, and IO = IO max (Unless otherwise stated)
PTH12010W
CHARACTERISTICS
CONDITIONS
MIN
TYP
MAX
UNIT
60
°C, 200 LFM airflow
0
12(1)
Io
Output current
1.2 V
≤ V
o≤ 5.5 V
A
25
°C, natural convection
0
12(1)
VI
Input voltage range
Over Io range
10.8
13.2
V
Vo tol
Set-point voltage tolerance
±2(2)
%Vo
Regtemp Temperature variation
–40 °C < TA < 85 °C
±0.5
%Vo
Regline
Line regulation
Over VI range
±10
mV
Regload
Load regulation
Over Io range
±12
mV
Regtot
Total output variation
Includes set-point, line, load, –40°C
≤ T
A ≤ 85°C
±3(2)
%Vo
Vadj
Output voltage adjust range
Over VI range
1.2
5.5
V
RSET = 280 , Vo = 5V
94
RSET = 2.0 k, Vo = 3.3V
93
RSET = 4.32 k, Vo = 2.5V
91
η
Efficiency
IO = 8 A
%
RSET = 11.5 k, Vo = 1.8V
89
RSET = 24.3 k, Vo = 1.5V
88
RSET = OPEN, Vo = 1.2V
86
Vr
VO ripple (peak-to-peak)
20-MHz bandwidth
All Vo
1
% VO
Io trip
Overcurrent threshold
Reset, followed by auto-recovery
20
A
ttr
1 A/s load step,
Recovery Time
70
Sec
Transient response
50 to 100% Iomax,
Vo over/undershoot
100
mV
Vtr
CO= 330 F
VOmargin
Margin up/down adjust
±5
%
Margin Control
(pins 9 &10)
IILmargin
Margin input current, Pin to GND
–8(3)
A
IILtrack
Track input current (pin 8)
Pin to GND
–0.13(4)
mA
dVtrack/dt Track slew rate capability
CO≤ CO(max)
1
V/ms
VI increasing
9.5
10.4
UVLO
Undervoltage lockout
V
VI decreasing
8.8
9
VIH
Input high voltage, Referenced to GND
Open(4)
V
VIL
Inhibit control (pin 3)
Input low voltage, Referenced to GND
–0.2
0.5
IIL
Input low current, Pin 3 to GND
0.24
mA
II
Input standby current
Inhibit (pin 3) to GND, Track (pin 8) open
10
mA
fs
Switching frequency
Over VI and Io ranges
300
350
400
kHz
CI
External input capacitance
560(5)
F
nonceramic
0(6)
330(7)
6,600(8)
Capacitance value
F
CO
External output capacitance
ceramic
0
300
Equivalent series resistance (nonceramic)
4(9)
m
MTBF
Reliability
Bellcore TR-332,50% stress,TA=40°C, GND benign
6.4
106 Hr
(1)
See SOA curves or consult factory for appropriate derating.
(2)
The set-point voltage tolerance is affected by the tolerance and stability of RSET. The stated limit is unconditionally met if RSET has a
tolerance of 1%, with 100 ppm/
°C (or better) temperature stability.
(3)
A small, low-leakage (<100 nA) MOSFET is recommended to control this pin. The open-circuit voltage is less than 1 Vdc.
(4)
This control pin has an internal pull-up to the input voltage VI (7.5 V for pin 8). If it is left open-circuit the module operates when input
power is applied. A small, low-leakage (<100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended for control. Do
not place an external pull-up on this pin. For further information, see the related application section.
(5)
A 560
F electrolytic input capacitor, rated for a minimum of 800 mA rms of ripple current is required for proper operation.
(6)
When operating at an output voltage
≥ 3.3 V, 47-F of external output capacitance is required for proper operation.
(7)
External output capacitance is not required for operation. Adding 330
F of distributed capacitance improves the transient response.
(8)
This is the calculated maximum. The minimum ESR limitation often results in a lower value. When controlling the Track pin using a
voltage supervisor, CO(max) is reduced to 3300 F. See the application notes for further guidance.
(9)
This is the typical ESR for all nonceramic ouput capacitance. Use 7 m
as the minimum when using max-ESR values to calculate.
3