
Philips Semiconductors
MMIO Register Summary
PRODUCT SPECIFICATION
B-5
ICP_MPC
ICP_MIR
ICP_DP
ICP_DR
ICP_SR
10 2400
10 2404
10 2408
10 2410
10 2414
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
MicroProgram Counter
Micro Instruction Register
Data Pointer
Data Register
Status Register
VLD Co-Processor
VLD_COMMAND
VLD_SR
VLD_QS
VLD_PI
VLD_STATUS
VLD_IMASK
VLD_CTL
VLD_BIT_ADR
VLD_BIT_CNT
VLD_MBH_ADR
VLD_MBH_CNT
VLD_RL_ADR
VLD_RL_CNT
10 2800
10 2804
10 2808
10 280C
10 2810
10 2814
10 2818
10 281C
10 2820
10 2824
10 2828
10 282C
10 2830
R/W
R/—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Next action to be taken by VLD
Bitstream shift register
Quantization Scale Code
Picture layer Information
Status Register
Controls which status bits causes VLD interrupts
Control Register
Current Bitstream Read Address
Bitstream remaining byte count
Macro Block Header output address
Macro Block Header output remaining count
Run/Length output address
Run/Length output remaining count
I
2
C Interface
IIC_AR
IIC_DR
IIC_STATUS
IIC_CTL
10 3400
10 3404
10 3408
10 340C
R/W
R/W
R/—
R/W
R/W
R/W
R/—
R/W
Address, Byte count and Direction
Data Register
Status Register
Control Register
Synchronous Serial Interface
SSI_CTL
SSI_CSR
SSI_TXDR
SSI_RXDR
SSI_RXACK
10 2C00
10 2C04
10 2C10
10 2C20
10 2C24
R/W
R/W
—/W
R/—
—/W
R/W
R/W
—/W
R/—
—/W
Control Register
Additional Control and Status register
Transmit Data Register
Receive Data Register
Write a ‘1’ here to ACK read of Receive Data Register
SEM Device
SEM
10 0500
R/W
R/W
Simple multi-processor semaphore
MMIO Register Name
Offset
(in hex)
Accessibility
Description
DSPCPU
External
PCI
Initiators