參數(shù)資料
型號(hào): PUMA68FV32006M-90
元件分類: PROM
英文描述: 1M X 32 FLASH 3.3V PROM MODULE, 90 ns, PQMA68
封裝: PLASTIC, LCC-68
文件頁(yè)數(shù): 9/21頁(yè)
文件大?。?/td> 174K
代理商: PUMA68FV32006M-90
PUMA 68FV32006/A - 90/12/15
Issue 1.3 : December 1999
17
Operation
Standard
Mode
Erase
Suspend
Mode
Embedded Program Algorithm
Embedded Erase Algorithm
Reading within Erase
Suspended Sector
Reading within Non-Erase
Suspended Sector
Erase Suspend Program
DQ7(2)
DQ6
DQ5(1)
DQ3
DQ2(2)
0
Toggle
No Toggle
Data
N/A
1
DQ7
Notes:
1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded
the maximum timing limits.
2. DQ7 and DQ2 require a valid address when reading status information.
The system may also write the autoselect command sequence when the device is in the Erase Suspend
mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes
are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the
Erase Suspend mode, and is ready for another valid operation.
The system must write the Erase Resume command (address bits are "don't care") to exit the erase suspend
mode and continue the sector erase operation. Further writes of the resume command are ignored. Another
Erase Suspend command can be writen after the device has resumed erasing.
The device features Data Polling as a method to indicate to the host system that the Embedded Algorithms are
in progress or completed.
During the Embedded Programming Algorithm, an attempt to read the device will produce complement data of
the data last written to D7. Upon completion of the Embedded Programming Algorithm an attempt to read the
device will produce the true data last written to D7. Data Polling is valid after the rising edge of the forth WE
pulse in the four write pulse sequence.
During the Embedded Erase Algorithm, D7 will be "0" until the erase operation is completed. Upon completion
the data at D7 is "1". For chip erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the
six write pulse sequence. For sector erase, Data Polling is valid after the last rising edge of the sector erase
WE pulse.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase
Algorithm, or sector erase time-out.
WRITE OPERATIONS STATUS
D7 Data Polling
相關(guān)PDF資料
PDF描述
PUMA77S4000LI-020 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CDSO68
PUMA77S4000L-025 128K X 32 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68
PV10-10LF-L COPPER ALLOY, TIN FINISH, FORK TERMINAL
PV12-14HDRB-2K COPPER ALLOY, TIN FINISH, RING TERMINAL
PV12-56HDR-D COPPER ALLOY, TIN FINISH, RING TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PUMA68FV32006X-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
PUMA68FV32006X-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
PUMA68FV32006X-90 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
PUMA68FV32006XI-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
PUMA68FV32006XI-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM