HYB39S64400/800/160BT(L)
64MBit Synchronous DRAM
Semiconductor Group
26
6. Write and Read Interrupt
6.1 Write Interrupted by a Write
6.2 Write Interrupted by a Read
1 Clk Interval
SPT03791
CLK
T0
T1
T2
T3
T4
T5
T6
T7
T8
Command
NOP
NOP
NOP
NOP
NOP
NOP
DQ’s
(Burst Length = 4, CAS latency = 2, 3)
NOP
Write A
DIN A0
DIN B0
DIN B1
DIN B2
DIN B3
Write B
1 Clk Interval
T5
NOP
DOUT B1
DOUT B0
Input data for the Write is ignored.
, DQ’s
latency = 3
t
CK3
CAS
don’t care
DIN A0
don’t care
(Burst Length = 4, CAS latency = 2, 3)
CLK
, DQ’s
Command
latency = 2
t
CK2
CAS
NOP
T0
DIN A0
Write A
don’t care
Read B
T1
T2
DOUT B0
NOP
NOP
T4
T3
SPT03719
appears on the outputs to avoid data contention.
DOUT B2
Input data must be removed from the DQ’s
at least one clock cycle before the Read data
DOUT B1
DOUT B3
NOP
DOUT B3
NOP
DOUT B2
T6
T7
NOP
T8