- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296934 > QL16X24B-1PL84C (QUICKLOGIC CORP) FPGA, 384 CLBS, 4000 GATES, 150 MHz, PQCC84 PDF資料下載
參數(shù)資料
| 型號： | QL16X24B-1PL84C |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 384 CLBS, 4000 GATES, 150 MHz, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 10/10頁 |
| 文件大?。?/td> | 1047K |
| 代理商： | QL16X24B-1PL84C |
QL16x24B
4-29
AC CHARACTERISTICS at VCC = 5V, TA = 25°C (K = 1.00)
Logic Cell
Input Cells
Output Cell
Propagation Delays (ns) [4]
Symbol
Parameter
Output Load Capacitance (pF)
30
50
75
100
150
tOUTLH
Output Delay Low to High
2.7
3.4
4.2
5.0
6.7
tOUTHL
Output Delay High to Low
2.8
3.7
4.7
5.6
7.6
tPZH
Output Delay Tri-state to High
4.0
4.9
6.1
7.3
9.7
tPZL
Output Delay Tri-state to Low
3.6
4.2
5.0
5.8
7.3
tPHZ
Output Delay High to Tri-state [8]
2.9
tPLZ
Output Delay Low to Tri-state [8]
3.3
Notes:
[6]
See High Drive Buffer Table for more information.
[7]
Clock buffer fanout refers to the maximum number of flip flops per half column. The number of half
columns used does not affect clock buffer delay.
[8]
The following loads are used for tPXZ:
Propagation Delays (ns)
Symbol
Parameter
Fanout
12
34
8
tPD
Combinatorial Delay [5]
1.7
2.2
2.6
3.2
5.3
tSU
Setup Time [5]
2.1
tH
Hold Time
0.0
tCLK
Clock to Q Delay
1.0
1.5
1.9
2.6
4.7
tCWHI
Clock High Time
2.0
tCWLO
Clock Low Time
2.0
tSET
Set Delay
1.7
2.2
2.6
3.2
5.3
tRESET
Reset Delay
1.5
1.9
2.2
2.7
4.4
tSW
Set Width
1.9
tRW
Reset Width
1.8
Symbol
Parameter
Propagation Delays (ns) [4]
12
34
6
8
tIN
High Drive Input Delay [6]
2.8
2.9
3.0
3.1
4.0
5.3
tINI
High Drive Input, Inverting Delay [6]
3.0
3.1
3.2
3.3
4.1
5.7
tIO
Input Delay (bidirectional pad)
1.4
1.9
2.2
2.9
4.7
6.5
tGCK
Clock Buffer Delay [7]
2.7
2.8
2.9
3.0
3.1
3.3
tGCKHI
Clock Buffer Min High [7]
2.0
tGCKLO
Clock Buffer Min Low [7]
2.0
pASI
C
1
4
5 pF
1K
5 pF
1K
tPHZ
tPLZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL16X24B-2CF160C | FPGA, 384 CLBS, 4000 GATES, CQFP160 |
| QL16X24B-2CF160I | FPGA, 384 CLBS, 4000 GATES, CQFP160 |
| QL16X24B-2CG144C | FPGA, 384 CLBS, 4000 GATES, 150 MHz, CPGA144 |
| QL16X24B-2CG144I | FPGA, 384 CLBS, 4000 GATES, 150 MHz, CPGA144 |
| QL16X24B-2PF100C | FPGA, 384 CLBS, 4000 GATES, 150 MHz, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL16X24B-1PL84I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:pASIC 1 Family Very-High-Speed CMOS FPGA |
| QL16X24B-1PL84M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:pASIC 1 Family Very-High-Speed CMOS FPGA |
| QL16X24B-1PL84M/883C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:pASIC 1 Family Very-High-Speed CMOS FPGA |
| QL16X24B-2CF160C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:pASIC 1 Family Very-High-Speed CMOS FPGA |
| QL16X24B-2CF160I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。