- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296935 > QL1P100-8PUN86C (QUICKLOGIC CORP) FPGA, 640 CLBS, 100000 GATES, PBGA86 PDF資料下載
參數(shù)資料
| 型號： | QL1P100-8PUN86C |
| 廠商： | QUICKLOGIC CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| 封裝： | 6 X 6 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, TFBGA-86 |
| 文件頁數(shù)： | 5/44頁 |
| 文件大?。?/td> | 1101K |
| 代理商： | QL1P100-8PUN86C |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
2010 QuickLogic Corporation
QuickLogic PolarPro Device Data Sheet — 86-Pin TFBGA QL1P100 Rev. G
13
Configurable Clock
Manager (CCM)
The CCM features include:
Input frequency range from 10 MHz to 200 MHz
Output frequency range from 25 MHz to 200 MHz
Output jitter is less than 200 ps peak-to-peak
Two outputs: pullout0 (with 0° phase shift), and pullout1 (with an option of 0°, 90°, 180°, or 270° phase
shift plus a programmable delay).
Programmable delay allows delays up to 2.5 ns at 250 ps intervals
Fixed feedback path
Output frequency lock time in less than 10 s
Figure 12: Configurable Clock Manager
The reset signal can be routed from a clock pad or generated using internal logic. The lock_out signal can be
routed to internal logic and/or an output pad. CCM clock outputs can drive the global clock networks, as well
as any general purpose I/O pin. Once the CCM has synchronized the output clock to the incoming clock, the
lock_out signal will be asserted to indicate that the output clock is valid. Lock detection requires at least 10 s
after reset to assert lock_out. The PolarPro CCMs have three modes of operation, based on the input
frequency and desired output frequency. Table 11 indicates the features of each mode.
Table 11: CCM PLL Mode Frequencies
Output
Frequency
Input Frequency
Range
Output Frequency
Range
PLL Mode
x1
25 MHz to 200 MHz
PLL_MULT1
x2
15 MHz to 100 MHz
30 MHz to 200 MHz
PLL_MULT2
x4
10 MHz to 50 MHz
40 MHz to 200 MHz
PLL_MULT4
pllout0
ded_in
pgm_in
fin_cnt
ded_fd
pgm_fd
fd_cnt
rst_in
fc[1:0]
s[1:0]
tdctl[3:0]
pllout1
lock_out
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL1P100-8PUN86I | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-8PUN86M | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL2003-2PF144I | Field Programmable Gate Array (FPGA) |
| QL2003-2PL84C | Field Programmable Gate Array (FPGA) |
| QL2003-2PL84I | Field Programmable Gate Array (FPGA) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL-1RED | 制造商:Panduit Corp 功能描述: |
| QL-1WHT | 制造商:Panduit Corp 功能描述: |
| QL-1YEL | 制造商:Panduit Corp 功能描述:B-SI |
| QL2003 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2003-0PF100C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復。