參數(shù)資料
型號(hào)： QL4058-1PQN240M
廠商： QUICKLOGIC CORP
元件分類(lèi)： FPGA
英文描述： FPGA, 1008 CLBS, 131328 GATES, PQFP240
封裝： 32 X 32 MM, 3.40 MM HEIGHT, LEAD FREE, PLASTIC, QFP-240
文件頁(yè)數(shù)： 42/45頁(yè)
文件大?。?/td> 1332K
代理商： QL4058-1PQN240M
2007 QuickLogic Corporation
QuickRAM Family Data Sheet Rev. M
6
Table 5: RAM Cell Synchronous Read Timing
Symbol
Parameter
Propagation Delays (ns) Fanout
1
2
3
4
5
t
SRA
RA Setup Time to RCLK
1.0
t
HRA
RA Hold Time to RCLK
0.0
t
SRE
RE Setup Time to RCLK
1.0
t
HRE
RE Hold Time to RCLK
0.0
t
RCRD
RCLK to RDa
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
4.04.3
4.64.9
6.1
Table 6: RAM Cell Asynchronous Read Timing
Symbol
Parameter
Propagation Delays (ns) Fanout
1
2
3
4
5
RPDRD
RA to RDa
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
3.0
3.3
3.6
3.9
5.1
Table 7: Input-Only/Clock Cells
Symbol
Parameter
Propagation Delays (ns) Fanouta
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in
1
2
3
4
8
12
24
t
IN
High Drive Input Delay
1.5
1.6
1.8
1.9
2.4
2.9
4.4
t
INI
High Drive Input, Inverting Delay
1.6
1.7
1.9
2.0
2.5
3.0
4.5
t
ISU
Input Register Set-Up Time
3.1
t
IH
Input Register Hold Time
0.0
t
ICLK
Input Register Clock To Q
0.7
0.8
1.01.1
1.62.1
3.6
t
IRST
Input Register Reset Delay
0.6
0.7
0.9
1.0
1.5
2.0
3.5
t
IESU
Input Register Clock Enable Setup Time
2.3
t
IEH
Input Register Clock Enable Hold Time
0.0
相關(guān)PDF資料
PDF描述
QL4058-2PQN240C FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4058-2PQN240I FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4058-2PQN240M FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4058-3PQN240C FPGA, 1008 CLBS, 131328 GATES, PQFP240
QL4058-3PQN240I FPGA, 1008 CLBS, 131328 GATES, PQFP240
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL4058-2PB456C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:FPGA|1008-CELL|CMOS|BGA|456PIN|PLASTIC
QL4058-2PB456I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
QL4058-2PB456M 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-2PQ208C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field Programmable Gate Array (FPGA)
QL4058-2PQ208I 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*