參數(shù)資料
型號(hào)： QL4058-3PBN456I
廠商： QUICKLOGIC CORP
元件分類： FPGA
英文描述： FPGA, 1008 CLBS, 131328 GATES, PBGA456
封裝： 35 X 35 MM, 2.33 MM HEIGHT, 1.27 MM PITCH, LEAD FREE, PLASTIC, MS-034BAR-2, BGA-456
文件頁(yè)數(shù)： 43/45頁(yè)
文件大?。?/td> 1332K
代理商： QL4058-3PBN456I
2007 QuickLogic Corporation
QuickRAM Family Data Sheet Rev. M
7
Figure 5: Loads used for t
PXZ
Table 8: Clock Cells
Symbol
Parameter
Propagation Delays (ns) Fanouta
a. The array distributed networks consist of 40 half columns and the global distributed networks consist of 44 half columns, each driven
by an independent buffer. The number of half columns used does not affect clock buffer delay. The array clock has up to 8 loads per
half column. The global clock has up to 11 loads per half column.
1
2
3
4
8
10
11
t
ACK
Array Clock Delay
1.2
1.3
1.5
1.6
1.7
t
GCKP
Global Clock Pin Delay
0.7
t
GCKB
Global Clock Buffer Delay
0.8
0.90.9
1.11.2
1.3
Table 9: I/O Cell Input Delays
Symbol
Parameter
Propagation Delays (ns) Fanouta
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and TA = 25°C. Multiply by the appropriate
Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range.
1
2
3
4
8
10
t
I/O
Input Delay (bidirectional pad)
1.3
1.6
1.8
2.1
3.1
3.6
t
ISU
Input Register Set-Up Time
3.1
t
IH
Input Register Hold Time
0.0
t
IOCLK
Input Register Clock to Q
0.7
1.0
1.2
1.5
2.5
3.0
t
IORST
Input Register Reset Delay
0.6
0.9
1.1
1.4
2.4
2.9
t
IESU
Input Register Clock Enable Set-Up Time
2.3
t
IEH
Input Register Clock Enable Hold Time
0.0
Table 10: I/O Cell Output Delays
Symbol
Parameter
Propagation Delays (ns)
Output Load Capacitance (pF)
3
50
75
100
150
t
OUTLH
Output Delay Low to High
2.1
2.5
3.1
3.6
4.7
t
OUTHL
Output Delay High to Low
2.2
2.6
3.2
3.7
4.8
t
PZH
Output Delay Tri-state to High
1.2
1.7
2.2
2.8
3.9
t
PZL
Output Delay Tri-state to Low
1.6
2.0
2.6
3.1
4.2
t
PHZ
Output Delay High to Tri-statea
a. The loads presented in
Figure 5 are used for t
PXZ:
2.0
-
t
PLZ
Output Delay High to Tri-statea
1.2
-
1K Ω
t
5pF
PHZ
PLZ
相關(guān)PDF資料
PDF描述
QL4058-3PBN456M FPGA, 1008 CLBS, 131328 GATES, PBGA456
QL4058-3PQN208C FPGA, 1008 CLBS, 131328 GATES, PQFP208
QL4058-3PQN208I FPGA, 1008 CLBS, 131328 GATES, PQFP208
QL4058-3PQN208M FPGA, 1008 CLBS, 131328 GATES, PQFP208
QL4058-4PBN456C FPGA, 1008 CLBS, 131328 GATES, PBGA456
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL4058-3PQ208C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
QL4058-3PQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-3PQ208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-3PQ240C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058-3PQ240I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*