- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361289 > QL4090 (QuickLogic Corp.) QuickRAM Combining Performance, Density and Embedded RAM(性能、密度和嵌入式相結(jié)合的QuickRAM系列) PDF資料下載
參數(shù)資料
| 型號(hào)： | QL4090 |
| 廠商： | QuickLogic Corp. |
| 英文描述： | QuickRAM Combining Performance, Density and Embedded RAM(性能、密度和嵌入式相結(jié)合的QuickRAM系列) |
| 中文描述： | QuickRAM結(jié)合性能，密度和嵌入式內(nèi)存（性能，密度和嵌入式相結(jié)合的QuickRAM系列） |
| 文件頁(yè)數(shù)： | 15/22頁(yè) |
| 文件大?。?/td> | 599K |
| 代理商： | QL4090 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
8-51
Military QuickRAM
Rev A
QL4016
AC CHARACTERISTICS at VCC = 3.3V, TA = 25
°
C (K = 1.00)
(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)
Logic Cells
Input-Only/Clock Cells
Notes:
[6] Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25
°
C.
Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as speci-
fied in the Operating Range.
[7] These limits are derived from a representative selection of the slowest paths through the QuickRAM
logic cell including typical net delays. Worst case delay values for specific paths should be determined
from timing analysis of your particular design.
QL4016
Symbol
Parameter
Propagation Delays (ns)
Fanout
[6]
2
1.7
1.9
1.7
1.7
0.0
0.0
1.0
1.2
1.2
1.2
1.2
1.2
1.3
1.5
1.1
1.3
1.9
1.9
1.8
1.8
1
3
4
8
tPD
tSU
tH
tCLK
tCWHI
tCWLO
tSET
tRESET
tSW
tRW
Combinatorial Delay [7]
Setup Time [7]
Hold Time
Clock to Q Delay
Clock High Time
Clock Low Time
Set Delay
Reset Delay
Set Width
Reset Width
1.4
1.7
0.0
0.7
1.2
1.2
1.0
0.8
1.9
1.8
2.2
1.7
0.0
1.5
1.2
1.2
1.8
1.6
1.9
1.8
3.2
1.7
0.0
2.5
1.2
1.2
2.8
2.6
1.9
1.8
Symbol
Parameter
Propagation Delays (ns)
Fanout
[6]
2
3
1.6
1.8
1.9
1.7
1.9
2.0
3.1
3.1
3.1
0.0
0.0
0.0
0.8
1.0
1.1
0.7
0.9
1.0
2.3
2.3
2.3
1
4
8
12
2.9
3.0
3.1
0.0
2.1
2.0
2.3
24
4.4
4.5
3.1
0.0
3.6
3.5
2.3
TIN
TINI
TISU
TIH
TlCLK
TlRST
TlESU
High Drive Input Delay
High Drive Input, Inverting Delay
Input Register Set-Up Time
Input Register Hold Time
Input Register Clock To Q
Input Register Reset Delay
Input Register Clock Enable Setup Time
1.5
1.6
3.1
0.0
0.7
0.6
2.3
2.4
2.5
3.1
0.0
1.6
1.5
2.3
TlEH
Input Register Clock Enable Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
0.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL4036-2CG144M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0CG84M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0PG208M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0PL84M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0PQ208M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL4090-0CF100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0CF100M/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0CF208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0CF208M/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-0CG144M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。