- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361294 > QL8050 (Electronic Theatre Controls, Inc.) LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | QL8050 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| 中文描述： | 低功耗FPGA配合力性能密度和嵌入式內(nèi)存 |
| 文件頁(yè)數(shù)： | 18/49頁(yè) |
| 文件大?。?/td> | 739K |
| 代理商： | QL8050 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
Preliminary
3
Bypass Instruction.
The Bypass instruction allows data to skip a device's boundary scan
entirely, so the data passes through the bypass register. The Bypass instruction allows users
to test a device without passing through other devices. The bypass register is connected
between the TDI and TDO pins, allowing serial data to be transferred through a device
without affecting the operation of the device.
@<,:''
BSDL-Boundary Scan Description Language
Machine-readable data for test equipment to generate testing vectors and software
BSDL files available for all device/ package combinations from QuickLogic
Extensive industry support available and ATVG (Automatic Test Vector Generation)
+-
There are two security links: one to disable reading logic from the array, and the second to disable
J TAG access to the device. Programming these optional links completely disables access to the
device from the outside world and provides an extra level of design security not possible in SRAM-
based FPGAs. The option to program these fuses is selectable via QuickWorks in the
Tools/Options/Device Programming window in SpDE.
+-
The flexibility link enables Power-Up loading of the Embedded RAM blocks. If the link is
programmed, the Power Up Loading state machine is activated during power-up of the device.
The state machine communicates with an external EPROM via the J TAG pins to download
memory contents into the on-chip RAM. If the link is not programmed, Power-Up Loading is not
enabled and the J TAG pins function as they normally would. The option to program this bit is
selectable via QuickWorks in the Tools/Options/Device Programming window in SpDE. For
more information on Power-Up Loading refer to QuickLogic Application Note 55.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL8150 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8250 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL8325 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL80FC-APB456C | Telecomm/Datacomm |
| QL80FC-APB456I | Telecomm/Datacomm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL80FC-APB456C | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecomm/Datacomm |
| QL80FC-APB456I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecomm/Datacomm |
| QL80FC-APQ208C | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecomm/Datacomm |
| QL80FC-APQ208I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecomm/Datacomm |
| QL8150 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。