- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361297 > QL8X12B-CF208M (Electronic Theatre Controls, Inc.) Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA PDF資料下載
參數(shù)資料
| 型號(hào)： | QL8X12B-CF208M |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| 中文描述： | 軍事5.0V帕希奇1家庭-非常高速的CMOS的FPGA |
| 文件頁(yè)數(shù)： | 9/16頁(yè) |
| 文件大?。?/td> | 325K |
| 代理商： | QL8X12B-CF208M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
8-15
Military 5.0V pASIC 1 Family
QL8X12B
AC CHARACTERISTICS at VCC = 5V, TA = 25
°
C (K = 1.00)
Logic Cell
Input Cells
Output Cell
Notes:
[6] See High Drive Buffer Table for more information.
[7] Clock buffer fanout refers to the maximum number of flip flops per half column. The number of half
columns used does not affect clock buffer delay.
[8] The following loads are used for tPXZ:
QL8
X
12B
Propagation Delays (ns)
Fanout
2
3
2.1
2.6
2.1
2.1
0.0
0.0
1.5
1.9
2.0
2.0
2.0
2.0
2.1
2.6
1.8
2.2
1.9
1.9
1.8
1.8
Symbol
Parameter
1
4
8
tPD
tSU
tH
tCLK
tCWHI
tCWLO
tSET
tRESET
tSW
tRW
Combinatorial Delay [5]
Setup Time [5]
Hold Time
Clock to Q Delay
Clock High Time
Clock Low Time
Set Delay
Reset Delay
Set Width
Reset Width
1.7
2.1
0.0
1.0
2.0
2.0
1.7
1.5
1.9
1.8
3.0
2.1
0.0
2.3
2.0
2.0
3.0
2.5
1.9
1.8
4.8
2.1
0.0
4.2
2.0
2.0
4.8
3.9
1.9
1.8
Symbol
Parameter
Propagation Delays (ns)
[4]
1
2
3
4
6
8
tIN
tINI
tIO
tGCK
tGCKHI
tGCKLO
High Drive Input Delay [6]
High Drive Input, Inverting Delay [6]
Input Delay (bidirectional pad)
Clock Buffer Delay [7]
Clock Buffer Min High [7]
Clock Buffer Min Low [7]
2.1
2.1
1.4
2.7
2.0
2.0
2.2
2.2
1.8
2.7
2.0
2.0
2.3
2.3
2.2
2.8
2.0
2.0
2.4
2.5
2.6
2.9
2.0
2.0
2.6
2.8
3.4
3.0
2.0
2.0
2.9
3.1
4.2
Propagation Delays (ns)
[4]
Output Load Capacitance (pF)
50
75
3.4
4.2
3.7
4.7
4.9
6.1
4.2
5.0
Symbol
Parameter
30
2.7
2.8
4.0
3.6
2.9
3.3
100
5.0
5.6
7.3
5.8
150
6.7
7.6
9.7
7.3
tOUTLH
tOUTHL
tPZH
tPZL
tPHZ
tPLZ
Output Delay Low to High
Output Delay High to Low
Output Delay Tri-state to High
Output Delay Tri-state to Low
Output Delay High to Tri-state [8]
Output Delay Low to Tri-state [8]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL8X12B-CF208M883C | Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG144M | Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG144M883C | Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG84M | Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG84M883C | Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL8X12B-CF208M883C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG144M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG144M883C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG84M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
| QL8X12B-CG84M883C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military 5.0V pASIC 1 Family - Very-High-Speed CMOS FPGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。