- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361315 > QS5917T-70TQ (QUALITY SEMICONDUCTOR INC) LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER PDF資料下載
參數(shù)資料
| 型號： | QS5917T-70TQ |
| 廠商： | QUALITY SEMICONDUCTOR INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| 中文描述： | PLL BASED CLOCK DRIVER, PDSO28 |
| 文件頁數(shù)： | 5/7頁 |
| 文件大?。?/td> | 62K |
| 代理商： | QS5917T-70TQ |
INDUSTRIAL TEMPERATURE RANGE
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
5
INPUT TIMING REQUIREMENTS
Symbol
t
R
, t
F
F
I
t
PWC
D
H
Description
Min.
—
14
2
25
Max.
3
F
2XQ
—
75
Unit
ns
MHz
ns
%
Maximuminput rise and fall times, 0.8V to 2V
Input Clock Frequency, SYNC
0
, SYNC
1 (1)
Input clock pulse, HIGH or LOW
Duty cycle, SYNC
0
, SYNC
1
NOTE:
1. The F
I
specification is based on Q output feedback. See the Frequency Selection Table for more detail on allowable SYNC input frequencies for different feedback combinations.
SWITCHING CHARACTERISTICS
(1)
Symbol
t
SKR
Parameter
Output Skew Between Rising Edges, Q
0
-Q
4
and Q/2
(1)
Min.
—
Max.
350
Unit
ps
t
SKF
Output Skew Between Falling Edges, Q
0
-Q
4
(1)
—
350
ps
t
SKALL
Output Skew, All Outputs
(1)
—
500
ps
t
PW
Pulse Width, Q
5,
2xQ outputs
T
CY
/2
0.65
T
CY
/2
0.5
T
CY
/2 + 0.65
ns
t
PW
Pulse Width, Q
0
-Q
4
, Q/2
outputs
(1)
T
CY
/2 + 0.5
ns
t
J
Cycle-to-Cycle Jitter, 33MHz
(3)
—
0.25
ns
t
PD
SYNC Input to Feedback Delay, 28MHz
SYNC Input to Feedback Delay, 33MHz, 50
to 1.5V
100
100
400
ps
t
PD
400
ps
t
LOCK
SYNC to Phase Lock
Output Enable Time,
RST
LOW to HIGH
(2)
—
10
ms
t
PZH
t
PZL
0
7
ns
t
PHZ
t
PLZ
Output Disable Time,
RST
HIGH to LOW
(2)
0
6
ns
t
R,
t
F
Output Rise/Fall Times, 0.8V to 2V
0.4
1.5
ns
NOTES:
1. Skew specifications apply under identical environments (loading, temperature, V
DD
, device speed grade).
2. Measured in open loop mode PLL_EN = 0.
3. Jitter is characterized using an oscilloscope. Measurement is taken one cycle after jitter. Jitter is characterized but not tested. See FREQUENCY SELECTION TABLE for information
on proper FREQ_SEL level for specified input frequencies.
相關PDF資料 |
PDF描述 |
|---|---|
| QS5919-55TQX | Eight Distributed-Output Clock Driver |
| QS5919-70TJ | Eight Distributed-Output Clock Driver |
| QS5919-70TJX | Eight Distributed-Output Clock Driver |
| QS5919-70TQ | Eight Distributed-Output Clock Driver |
| QS5919-70TQX | Eight Distributed-Output Clock Driver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QS5917T-70TQ8 | 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER - Tape and Reel |
| QS5917T-70TQG | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 28-Pin QSOP Tube 制造商:Integrated Device Technology Inc 功能描述:PLL CLOCK DRVR SGL 28QSOP - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER |
| QS5917T-70TQG8 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 28-Pin QSOP T/R 制造商:Integrated Device Technology Inc 功能描述:CLK DRVR PLL, FILTER - Tape and Reel |
| QS5917TJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|LDCC|28PIN|PLASTIC |
| QS5917TQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SSOP|28PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。