- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361316 > QS5919T (Integrated Device Technology, Inc.) LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER PDF資料下載
參數(shù)資料
| 型號(hào)： | QS5919T |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| 中文描述： | 低偏移的TTL PLL時(shí)鐘驅(qū)動(dòng)器，帶有集成環(huán)路濾波器 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 129K |
| 代理商： | QS5919T |
4
INDUSTRIAL TEMPERATURE RANGE
QS5919T
LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
NOTES:
1. Operation in the specified SYNC frequency range guarantees that the VCO will operate in its optimal range of 20MHz to F
MAX_2
X
Q
. Operation with
Sync inputs outside specified frequency ranges may result in out-of-lock outputs. FREQ_SEL only affects VCO frequency and does not affect
output frequencies.
2. The lock output pin (LOCK) may not indicate reliably for VCO frequencies below 30MHz.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: T
A
= –40°C to +85°C, AV
DD
/ V
DD
= 5.0V ± 10%
Symbol
V
IH
V
IL
V
OH
Parameter
Conditions
Mn.
2
—
2.4
3
—
—
—
—
—
—
Typ.
—
—
—
—
—
—
100
—
—
—
Max.
—
0.8
—
—
0.45
0.2
—
5
5
100
Unit
V
V
V
V
V
V
mV
μ
A
μ
A
μ
A
Input HIGH Voltage
Input LOW Voltage
Output HIGH Voltage
Guaranteed Logic HIGH Level
Guaranteed Logic LOW Level
V
DD
= Mn., I
OH
=
24mA
V
DD
= Mn., I
OH
=
100
μ
A
V
DD
= Mn., I
OL
= 24mA
V
DD
= Mn., I
OL
= 100
μ
A
V
OL
Output LOW Voltage
V
H
I
OZ
I
IN
I
PD
Input Hysteresis
Output Leakage Current
Input Leakage Current
Input Pull-Down Current (
PE
)
—
V
OUT
= V
DD
or GND, V
DD
= Max.
V
IN
= AV
DD
or GND, AV
DD
= Max.
AV
DD
= Max., V
IN
= AV
DD
POWER SUPPLY CHARACTERISTICS
Symbol
I
DDQ
Parameter
Test Conditions
Typ.
Max.
1.5
Unit
mA
Quiescent Power Supply Current
V
DD
= Max., OE/
RST
= LOW,
SYNC = LOW, All outputs unloaded
V
DD
= Max., V
IN
= 3.4V
V
DD
= Max., C
L
= 0pF
I
DD
I
DDD
Power Supply Current per Input HIGH
Dynamc Power Supply Current
(1)
0.5
0.2
1.5
0.4
mA
mA/MHz
NOTE:
1. Relative to the frequency of Q outputs.
FREQUENCY SELECTION TABLE
Output Used for
Feedback
Q/
2
Q
0
-Q
4
Q
5
2xQ
Q/2
Q
0
-Q
4
Q
5
2xQ
SYNC (MHz)
(allowable range)
(1)
Mn.
F
MIN_Q/2
F
MIN_Q
F
MIN_Q
F
MIN_2XQ
F
MIN_Q/2
/2
F
MIN_Q
/2
F
MIN_Q
/2
F
MIN_2XQ
/2
Output Frequency Relationships
(2)
Q
5
– SYNC X 2
– SYNC
SYNC
– SYNC / 2
– SYNC X 2
– SYNC
SYNC
– SYNC / 2
FREQ_SEL
HIGH
HIGH
HIGH
HIGH
LOW
LOW
LOW
LOW
Max
Q/
2
SYNC
SYNC / 2
– SYNC / 2
SYNC / 4
SYNC
SYNC / 2
– SYNC / 2
SYNC / 4
Q
0
- Q
4
SYNC X 2
SYNC
– SYNC
SYNC / 2
SYNC X 2
SYNC
– SYNC
SYNC / 2
2XQ
F
MAX _Q/2
F
MAX _Q
F
MAX _Q
F
MAX _2XQ
F
MAX _Q/2
/2
F
MAX _Q
/2
F
MAX _Q
/2
F
MAX _2XQ
/2
SYNC X 4
SYNC X 2
– SYNC X 2
SYNC
SYNC X 4
SYNC X 2
– SYNC X 2
SYNC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QS5919T100J | LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5919T100Q | LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5919T133J | LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5919T133Q | LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5919T160J | LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QS5919T100J | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5919T100Q | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5919T-100TJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Eight Distributed-Output Clock Driver |
| QS5919T-100TQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Eight Distributed-Output Clock Driver |
| QS5919T133J | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。