- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361317 > QS5LV931-80Q (QUALITY SEMICONDUCTOR INC) 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER PDF資料下載
參數(shù)資料
| 型號： | QS5LV931-80Q |
| 廠商： | QUALITY SEMICONDUCTOR INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| 中文描述： | PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | QSOP-20 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大?。?/td> | 62K |
| 代理商： | QS5LV931-80Q |
7
INDUSTRIAL TEMPERATURE RANGE
QS5LV931
3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
PLL OPERATION
The Phase Locked Loop (PLL) circuit included in the QS5LV931
provides for replication of incomng SYNC clock signals. Any manipulation
of that signal, such as frequency multiplying, is performed by digital logic
following the PLL (see the block diagram). The key advantage of the PLL
SIMPLIFIED DIAGRAM OF QS5LV 931 FEEDBACK
The phase difference between the output and the input frequencies feeds
the VCO which drives the outputs. Whichever output is fed back, it will
stabilize at the same frequency as the input. Hence, this is a true negative
feedback closed loop system In most applications, the output will optimally
have zero phase shift with respect to the input. In fact, the internal loop filter
on the QS5LV931 typically provides within 150ps of phase shift between
input and output.
circuit is to provide an effective zero propagation delay between the output
and input signals. In fact, adding delay circuits in the feedback path,
‘propagation delay’ can even be negative! A simplified schematic of the
QS5LV931 PLL circuit is shown below.
If the user wishes to vary the phase difference (typically to compensate
for backplane delays), this is most easily accomplished by adding delay
circuits to the feedback path. The respective output used for feedback will
be advanced by the amount of delay in the feedback path. All other outputs
will retain their proper relationships to that output.
Q/2
Q
VCO/2
/2
PHASE
DETECTOR
INPUT
相關PDF資料 |
PDF描述 |
|---|---|
| QS5LV931 | 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5LV93150Q | 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5LV93166Q | 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5LV93180Q | 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER |
| QS5P2807CTSO | Ten Distributed-Output Clock Driver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QS5U12 | 制造商:ROHM 制造商全稱:Rohm 功能描述:2.5V Drive Nch+SBD MOS FET |
| QS5U12_1 | 制造商:ROHM 制造商全稱:Rohm 功能描述:2.5V Drive Nch+SBD MOS FET |
| QS5U12TR | 功能描述:MOSFET N-CH 30V 2A TSMT5 RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| QS5U13 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Small switching (30V, 2.0A) |
| QS5U13_06 | 制造商:ROHM 制造商全稱:Rohm 功能描述:2.5V Drive NchSBD MOS FET |
發(fā)布緊急采購，3分鐘左右您將得到回復。