![](http://datasheet.mmic.net.cn/390000/RF2942_datasheet_16830081/RF2942_3.png)
11-197
RF2942
Rev A4 040115
Pin
1
Function
QSIG-
Description
Reference voltage for the I and Q mixer. This voltage should be the
same as the DC voltage supplied to the I and Q SIG pin. To obtain a
carrier suppression of better than 40dB it may be tuned ±0.15V (rela-
tive to the I and Q SIG DC voltage). Without tuning, the carrier suppres-
sion will typically be better than 25dB. The input impedance of this pin
is typically >10 k
.
Interface Schematic
2
3
4
QSIG+
ISIG-
ISIG+
Same as pin 1, except complementary input.
See pin 1.
Same as pin 4, except complementary input.
See pin 1.
This pin is used to supply V
cc
to the modulator circuits. A RF bypass
capacitor should be connected directly to this and ground. Baseband
input to the I mixer. A DC bias of approximately 1.2V is present at this
pin.A DC blocking capacitor is needed if the signal has a different DC
level. Maximum output power is obtained when the input signal has a
peak to peak amplitude of 1V. The input impedance of this pin is about
3 k
. The SIG- and SIG+ inputs are interchangeable. If swapping the I
SIG+ and I SIG- pins, the Q SIG+ and Q SIG- also need to be swapped
to maintain the correct phase. The SIG+ and SIG- pins may be driven
differentially for BPSK to increase conversion gain.
No connection.
See pin 1.
5
6
7
8
9
N/C
GND
PA VCC
N/C
RF OUT
Voltage supply for PA driver.
No connection.
Power Amp output, open collector output.
10
11
12
N/C
VCC3
TX EN
No connection.
Voltage supply for PA buffer.
TX enabled when >2.0V. When TX EN is held low, only the LO buffer,
LO divider and LO divider buffer are left on. To power all of the circuitry
down, TX EN and VCC1 must be held low.
Voltage supply for LO buffer and divider.
13
14
VCC1
LO IN
The LO input level should be greater than -15dBm for proper operation.
15
16
LO/2 OUT
VCC2
LO divide-by-2 output.
Voltage supply for mixers.
DATA
DATA+
BIAS
VCC3 RF OUT
BIAS
LO IN-
LO IN+