- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373294 > RM5271-266S 64-Bit Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | RM5271-266S |
| 英文描述： | 64-Bit Microprocessor |
| 中文描述： | 64位微處理器 |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 387K |
| 代理商： | RM5271-266S |
8
RM5271 Microprocessor, Document Rev. 1.3
Quantum Effect Devices
www.qedinc.com
allows the RM5271 to execute a store every processor
cycle and to perform back-to-back stores without penalty. In
the event of a store immediately followed by a load to the
same address, a combined merge and cache write occurs
such that no penalty is incurred.
Secondary Cache
The RM5271 provides direct support for an external sec-
ondary cache. The secondary cache is direct mapped and
block write-through with byte parity. The RM5271 second-
ary operates identically to that of the RM5270 and supports
the same 512K and 2 MByte cache sizes (assuming nKx18
RAM organization due to capacitive loading constraints).
The secondary interface uses the
SysAD
bus for transfer-
ring data and tags information. A separate bus,
ScLine
, is
used for transferring address and certain secondary cache
specific control signals (for the complete set of signals, see
“Pin Descriptions” on page 13).
A secondary read looks nearly identical to a standard pro-
cessor read except that the tag chip enable signal,
ScTCE*
, is asserted concurrently with
ValidOut*
and
Release*
, initiating a tag probe and indicating to the exter-
nal controller that a secondary cache access is being per-
formed. As a result, the external controller monitors the
secondary hit signal,
ScMatch
. If a hit is indicated the con-
troller aborts the memory read and refrains from acquiring
control of the system interface. Along with
ScTCE*
, the pro-
cessor also asserts the tag data enable signal,
ScTDE*
,
which causes the tag RAM’s to latch the
SysAD
address
internally for use as the replacement tag if a cache miss
occurs.
On a secondary miss, a refill is accomplished with a two
signal handshake between the data output enable signal,
ScDOE*
, which is deasserted by the controller and the tag
and data write enable signal,
ScCWE*
, which is asserted
by the processor. Figure 5 illustrates a hit followed by a
miss in the secondary cache.
Other capabilities of the secondary interface include block
write, tag invalidate, and tag probe. For details of these
transactions as well as detailed timing waveforms for all the
secondary transactions, see the RM5200 Family User Man-
ual. The secondary cache can be implemented with the
Motorola MCM69T618 or its equivalent.
The RM5271 cache attributes for the instruction, data, and
optional external secondary caches are summarized in
Table 3.
Write buffer
Writes to external memory, whether cache miss write-
backs or stores to uncached or write-through addresses,
use the on-chip write buffer. The write buffer holds up to
four 64-bit address and data pairs. The entire buffer is used
for a data cache write-back and allows the processor to
proceed in parallel with the memory update. For uncached
and write-through stores, the write buffer significantly
increases performance by decoupling the
SysAD
bus
transfers from the instruction execution stream.
Figure 5 Secondary Cache Hit and Miss
ScDCE*
ScCWE*
ScMatch
SysClock
SysAD
ScLine[19:2]
ScTCE*
Addr
Data1
Data2
Index
Data0
Addr
Data0
Data3
Data1
Data0
Data1
ScDOE*
Index
ScWord[1:0]
I0
I1
I2
I0
I3
I0
I1
I2
I3
I1
Master
Processor
Secondary(Hit)
Secondary(Miss)
System
Processor
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM5534T | Voltage-Feedback Operational Amplifier |
| RC5534AD | Voltage-Feedback Operational Amplifier |
| RC5534D | Voltage-Feedback Operational Amplifier |
| RC5534N | Voltage-Feedback Operational Amplifier |
| RM5604ANP-011 | Analog Filter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM5271-300S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM5271-350S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor |
| RM528-R2 | 制造商:Black Box Corporation 功能描述:Panhead Screws, 10-32, 5/8", , 20-Pack |
| RM52LH3324-048 | 制造商:Esna Technologies 功能描述: |
| RM52LHA3006-4-02 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。