- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376313 > RM7000B (PMC-Sierra, Inc.) 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache PDF資料下載
參數(shù)資料
| 型號(hào)： | RM7000B |
| 廠商： | PMC-Sierra, Inc. |
| 元件分類： | 64位微處理器 |
| 英文描述： | 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
| 中文描述： | 64位MIPS RISC微處理器集成二級(jí)高速緩存 |
| 文件頁數(shù)： | 1/2頁 |
| 文件大小： | 36K |
| 代理商： | RM7000B |
RM7000B
Preliminary
64-Bit MIPS RISC Microprocessor with Integrated L2 Cache
PMC- 2011603(P1)
PROPRIETARY AND CONFIDENTIAL TO PMC
-
SIERRA, INC., AND FOR ITS CUSTOMERS
’
INTERNAL USE
Copyright PMC
-
Sierra, Inc. 2000
FEATURES
Dual-Issue symmetric superscalar
microprocessor
500MHz max CPU frequency
Capable of issuing two instructions
per clock cycle
Integrated primary and secondary
caches
16KB Instruction, 16KB Data, and
256KB on-chip secondary
All are 4-way set associative with
32-byte line size
Per-line locking in primary and
secondary caches
Fast Packet Cache
increases
system efficiency in networking
applications
Integrated external cache controller
Allows up to 8Mbyte of external
cache for applications with large
data sets
High-performance system interface
1000 Mbyte per-second peak
throughput
125 MHz max. freq., multiplexed
address/data bus (SysAD)
Supports two outstanding reads with
out-of-order return
High-performance floating-point unit
1000 MFLOPS maximum
IEEE754 compliant single and
double precision floating-point
operations
64-bit MIPS instruction set architecture
Data PREFETCH instruction allows
the processor to overlap cache miss
latency and instruction execution
Single-cycle floating-point multiply-
add
Integrated memory management unit
Fully associative TLB
64/48 dual entries map 128/96
pages
Variable page size
Embedded application enhancements
Fourteen fully prioritized vectored
interrupts-10 external, 2 internal, 2
software
Specialized DSP integer Multiply-
Accumulate instructions
(MAD/MADU), and three-operand
Multiply instruction (MUL)
I and D Test/Break-point (Watch)
registers for emulation and debug
Performance counter for system
and software tuning and debug
PACKAGING
Fully Static 0.13μ CMOS design
with dynamic power down logic
304 pin TBGA package, 31x31 mm
DEVELOPMENT TOOLS
Operating Systems:
Linux by MontaVista and Red Hat
VxWorks by Wind River Systems
Nucleus by Accelerated Technology
Neutrino by QNX Software Systems
Compiler Suites
Algorithmics
Green Hills Software
BLOCK DIAGRAM
64-bit Integer Unit
Dual-Issue Superscalar
64-bit FP Unit
Double/Single IEEE754
Integer Multiplier
D-Cache
16KB, 4-way, lockable
I-Cache
16KB, 4-way, lockable
System Control
PC Unit
MMU
Fully Assoc., 48 or 64 Entry
Bus Interface Unit
L3 Cache Control
Instr. Dispatch
SysA /D Bus & L3 Ctr
System Cache (L2)
256KB, 4-way, lockable
Int Ctlr
NMI, INT9 – INT0
64-bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RM7000C | 64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
| RM7000 | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-200S | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-200T | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-225S | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RM7000C | 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
| RM7000C-466T-D004 | 制造商:PMC Sierra from Components Direct 功能描述:MICROPROCESSOR 64-BIT 466MHZ 0.13UM CMOS TECHNOLOGY - Trays 制造商:PMC SIERRA 功能描述:PMC SIERRA RM7000C-466T-D004, Microprocessor 64-Bit 466MHz 0.13um CMOS Technology 1.5V/2.5V/3.3V 304-Pin TBGA |
| RM7000C-600R-D004 | 制造商:PMC Sierra from Components Direct 功能描述:MICROPROCESSOR 64-BIT 600MHZ 0.13UM CMOS TECHNOLOGY - Trays 制造商:PMC SIERRA 功能描述:PMC SIERRA RM7000C-600R-D004, Microprocessor 64-Bit 600MHz 0.13um CMOS Technology 1.5V/2.5V/3.3V 304-Pin TBGA |
| RM7002 | 制造商:Black Box Corporation 功能描述:BAYING KIT FOR RM7001A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。