參數(shù)資料
型號(hào)： RTL8100B
廠商： Electronic Theatre Controls, Inc.
英文描述： REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
中文描述： 瑞昱單芯片快速以太網(wǎng)控制器電源管理
文件頁數(shù)： 37/58頁
文件大?。?/td> 657K
代理商： RTL8100B
RTL8100B(L)
2001-11-9
Rev.1.41
37
7.2 PCI Configuration Space Functions
The PCI configuration space is intended for configuration, initialization, and catastrophic error handling functions. The
functions of RTL8100B(L)'s configuration space are described below.
VID:
Vendor ID. This field will default to a value of 10ECh which is Realtek Semiconductor's PCI Vendor ID.
DID:
Device ID. This field will default to a value of 8139h.
Command:
The command register is a 16-bit register used to provide coarse control over a device's ability to generate and
respond to PCI cycles.
Bit
15-10
9
Symbol
-
FBTBEN
Description
Reserved
Fast Back-To-Back Enable:
Config3<FBtBEn>=0:Read as 0. Write operation has no effect. The
RTL8100B(L) will not generate Fast Back-to-back cycles. When Config3<FbtBEn>=1, This read/write
bit controls whether or not a master can do fast back-to-back transactions to different devices.
Initialization software will set the bit if all targets are fast back-to-back capable. A value of 1 means the
master is allowed to generate fast back-to-back transaction to different agents. A value of 0 means fast
back-to-back transactions are only allowed to the same agent. This bit’s state after RST# is 0.
System Error Enable:
When set to 1, the RTL8100B(L) asserts the SERRB pin when it detects a
parity error on the address phase (AD<31:0> and CBEB<3:0> ).
Address/Data Stepping:
Read as 0, write operation has no effect. The RTL8100B(L) never performs
address/data stepping.
Parity Error Response:
When set to 1, RTL8100B(L) will assert the PERRB pin on the detection of
a data parity error when acting as the target, and will sample the PERRB pin as the master. When set to
0, any detected parity error is ignored and the RTL8100B(L) continues normal operation.
Parity checking is disabled after hardware reset (RSTB).
VGASNOOP
VGA palette SNOOP:
Read as 0, write operation has no effect.
MWIEN
Memory Write and Invalidate cycle Enable:
Read as 0, write operation has no effect.
SCYCEN
Special Cycle Enable:
Read as 0, write operation has no effect. The RTL8100B(L) ignores all special
cycle operation.
BMEN
Bus Master Enable:
When set to 1, the RTL8100B(L) is capable of acting as a bus master. When set
to 0, it is prohibited from acting as a PCI bus master.
For the normal operation, this bit must be set by the system BIOS.
MEMEN
Memory Space Access:
When set to 1, the RTL8100B(L) responds to memory space accesses. When
set to 0, the RTL8100B(L) ignores memory space accesses.
IOEN
I/O Space Access:
When set to 1, the RTL8100B(L) responds to IO space access. When set to 0, the
RTL8100B(L) ignores I/O space accesses.
8
SERREN
7
ADSTEP
6
PERRSP
5
4
3
2
1
0
相關(guān)PDF資料
PDF描述
RTL8100BL REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BLLQTP REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BQFP REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100L REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8101 REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8100B(L) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8100B(L) Specification
RTL8100BL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BLLQTP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100BQFP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*