參數(shù)資料
型號： RTL8139D(L)
英文描述： RTL8139D(L) Specification
中文描述： RTL8139D（長）規(guī)格
文件頁數(shù)： 39/58頁
文件大?。?/td> 616K
代理商： RTL8139D(L)
RTL8100B(L)
2001-11-9
Rev.1.41
39
BIST:
Built-in Self Test
Reads will return a 0, writes are ignored.
IOAR:
This register specifies the BASE IO address which is required to build an address map during configuration. It also
specifies the number of bytes required as well as an indication that it can be mapped into IO space.
Bit
31-8
7-2
Symbol
IOAR31-8
BASE IO Address:
This is set by software to the Base IO address for the operational register map.
IOSIZE
Size Indication:
Read back as 0. This allows the PCI bridge to determine that the RTL8100B(L)
requires 256 bytes of IO space.
-
Reserved
IOIN
IO Space Indicator:
Read only. Set to 1 by the RTL8100B(L) to indicate that it is capable of being
mapped into IO space.
Description
1
0
MEMAR:
This register specifies the base memory address for memory accesses to the RTL8100B(L) operational registers. This
register must be initialized prior to accessing any of the RTL8100B(L)'s register with memory access.
Bit
31-8
7-4
Symbol
MEM31-8
Base Memory Address:
This is set by software to the base address for the operational register map.
MEMSIZE
Memory Size:
These bits return 0, which indicates that the RTL8100B(L) requires 256 bytes of
Memory Space.
MEMPF
Memory Prefetchable:
Read only. Set to 0 by the RTL8100B(L).
MEMLOC
Memory Location Select:
Read only. Set to 0 by the RTL8100B(L). This indicates that the base
register is 32-bit wide and can be placed anywhere in the 32-bit memory space.
MEMIN
Memory Space Indicator:
Read only. Set to 0 by the RTL8100B(L) to indicate that it is capable of
being mapped into memory space.
Description
3
2-1
0
SVID:
Subsystem Vendor ID. This field will be set to a value corresponding to PCI Subsystem Vendor ID in the external
EEPROM. If there is no EEPROM, this field will default to a value of 10ECh which is Realtek Semiconductor's PCI
Subsystem Vendor ID.
SMID:
Subsystem ID. This field will be set to value corresponding to PCI Subsystem ID in the external EEPROM. If there is no
EEPROM, this field will default to a value of 8139h.
BMAR:
This register is disabled in the RTL8100B(L).
ILR:
Interrupt Line Register
The Interrupt Line Register is an 8-bit register used to communicate with the routing of the interrupt. It is written by the
POST software to set interrupt line for the RTL8100B(L).
IPR:
Interrupt Pin Register
The Interrupt Pin register is an 8-bit register indicating the interrupt pin used by the RTL8100B(L). The RTL8100B(L)
uses INTA interrupt pin. Read only. IPR = 01H.
MNGNT:
Minimum Grant Timer: Read only
Specifies how long a burst period the RTL8100B(L) needs at 33 MHz clock rate in units of 1/4 microsecond. This field will
be set to a value from the external EEPROM. If there is no EEPROM, this field will default to a value of 20h.
MXLAT:
Maximum Latency Timer: Read only
Specifies how often the RTL8100B(L) needs to gain access to the PCI bus in units of 1/4 microseconds. This field will be
set to a value from the external EEPROM. If there is no EEPROM, this field will default to a value of 20h.
相關(guān)PDF資料
PDF描述
RTL8150 RTL8150L(M) Specifications
RTL8169 RTL8169 Specification
RTL8201L Layout guide
RTL8204 Layout reference
RTL8305SB RTL8305SB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RTL8139D-LF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP MULTI-FUNCTION 10/100Mbps ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8139DL-GR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP MULTI-FUNCTION 10/100Mbps ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8139DL-LF 制造商:Realtek Semiconductor 功能描述:
RTL8139L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK 3.3V SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT
RTL8150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTL8150L(M) Specifications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*