- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378206 > RTL8201 (Electronic Theatre Controls, Inc.) REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL PDF資料下載
參數(shù)資料
| 型號： | RTL8201 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL |
| 中文描述： | 瑞昱單片單端口10/100M自適應(yīng)快速以太網(wǎng)PHYCEIVER RTL8201BL |
| 文件頁數(shù)： | 12/29頁 |
| 文件大?。?/td> | 335K |
| 代理商： | RTL8201 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
RTL8201BL
2002-03-29
Rev.1.2
12
6.9 Register 17 Loopback, Bypass, Receiver Error Mask
Register(LBREMR)
Address
17:<15>
17:<14>
Name
RPTR
BP_4B5B
Description/Usage
Default/Attribute
0, RW
0, RW
Set to 1 to put the RTL8201BL into repeater mode
Assertion of this bit allows bypassing of the 4B/5B &
5B/4B encoder.
Assertion of this bit allows bypassing of the
scrambler/descrambler.
Set to 1 to enable Link Down Power Saving mode
Set to 1 to power down analog function of transmitter
and receiver.
Detect length OK indication. Assert low to indicate
detect length OK.
LB<1:0> are register bits for loopback control as
defined below:
1) 0 0 for normal mode;
2) 0 1 for PHY loopback;
3) 1 0 for twister loopback
Used to logic force good link in 100Mbps for
diagnostic purposes.
Assertion of this bit causes a code error detection to
be reported.
Assertion of this bit causes a pre-mature end error
detection to be reported.
Assertion of this bit causes a link error detection to be
reported.
Assertion of this bit causes a detection of packet
errors due to 722 ms time-out to be reported.
Parameter access enable, set 1 to access register
20~24
17:<13>
BP_SCR
0, RW
17:<12>
17:<11>
LDPS
AnalogOFF
0, RW
0, RW
17:<10>
0, RO
17:<9:8>
LB<1:0>
<0, 0>, RW
17:<7>
F_Link_100
1, RW
17:<6:5>
17:<4>
Reserved
CODE_err
0, RW
17:<3>
PME_err
0, RW
17:<2>
LINK_err
0, RW
17:<1>
PKT_err
0, RW
17:<0>
RWPara
0, RW
6.10 Register 18 RX_ER Counter(REC)
Address
18:<15:0>
Name
RXERCNT
Description/Usage
Default/Attribute
H’[0000],
RW
This 16-bit counter increments by 1 for each valid
packet received.
6.11 Register 19 10Mbps Network Interface Configuration Register
Address
19:<15:6>
19:<5>
Name
Reserved
LD
Description/Usage
Default/Attribute
1, RW
This bit is the active low TPI link disable signal.
When low TPIstilltransmit link pulses and TPI stays
in good link state.
Heart beat enable
1 = enable jabber function
0 = disable jabber function
19:<4:2>
19:<1>
19:<0>
Reserved
HBEN
JBEN
1, RW
1, RW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RTL8201BL | REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL |
| RTL8208 | REALTEK SINGLE CHIP OCTAL 10/100 MBPS FAST ETHERNET TRANSCEIVER |
| RTOB | precision resistors |
| RTO-B | precision resistors |
| RTS8505C | The RTS8505C is a caller ID integrated chip with call waiting function. An 8-bit microprocessor (6502) has been built in the chip and it provides a co |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RTL8201BL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL |
| RTL8201BL-LF | 制造商:Realtek Semiconductor 功能描述: |
| RTL8201CP | 制造商:Realtek 功能描述:10M/100M |
| RTL8201CP-LF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
| RTL8201CP-VD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER (With Auto Crossover) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。