![](http://datasheet.mmic.net.cn/300000/RTS3100CSERIES_datasheet_16208138/RTS3100CSERIES_2.png)
RTS3100C
Block Diagram
Page 11 of 2
M-SQUARE Technologies Corp.
DataSheet V5.0
2001/12/11
The above information is the exclusive intellectual property of M-Square Technologies Corporation and shall not be disclosed, distributed without permission from M-Square.
www.msquaretech.com
SPEECH &
MELODY
SYNTH.
CONTROLLER
INTA
INTB
OUT
INT2
INT3
INT4
INT5
INT6
INT7
LED
EA
DI0~7
OSCI
OSCO
DACs
AUD
VDD
VSS
TDI
ADDRESS
GEN.
ROM
CLOCK
GEN.
OUT0
OUT1
OUT2
OUT3
INT0
INT1
A0~16
RD
DO0~7
RST
TDO
-
Clock Generator: generates the system frequency based on the resistor connected externally to adjust
the speed of the system operation.
-
The Controller is a micro-processor that can dispatch the program execution based on all the interrupt
input signals.
-
The Address Generator is used to translate the operand into a specific address to address the proper
ROM code (data).
-
The program, melody and speech data are stored in the ROM, in which the data length is 8-bit and the
memory can be expanded up to 128K Bytes.
-
External EPROM can be tied directly to the band-out chip for further developing.
-
Digital to Analog Converters (DACs) need to be controlled smoothly for both turning ON and OFF to
prevent from the unexpected noise. There are 2 DACs in total to drive the output (AUD); one for both
melody 1 and speech, and the other one for melody 2. Thus, the previous DAC's driving capability will
be twice in comparison to the latter one.