- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192276 > S-1701F5043-M5T1U 5 V FIXED POSITIVE LDO REGULATOR, 0.21 V DROPOUT, PDSO5 PDF資料下載
參數(shù)資料
| 型號： | S-1701F5043-M5T1U |
| 元件分類： | 固定正電壓單路輸出LDO穩(wěn)壓器 |
| 英文描述： | 5 V FIXED POSITIVE LDO REGULATOR, 0.21 V DROPOUT, PDSO5 |
| 封裝： | HALOGEN FREE AND LEAD FREE, SOT-23, 5 PIN |
| 文件頁數(shù)： | 38/71頁 |
| 文件大?。?/td> | 582K |
| 代理商： | S-1701F5043-M5T1U |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR WITH RESET FUNCTION
Rev.3.0_00
S-1701 Series
Seiko Instruments Inc.
43
A
B
VDD
tD
VSS
Minimum operating voltage
Output from VDOUT pin
VIN (VSENSE)
VSS
(1)
(2)
(3)
(5)
(4)
Hysteresis width (VHYS)
Release voltage (
+VDET)
Detection voltage (
VDET)
Remark The above figure shows the case when the SENSE pin is connected to VIN.
Figure 37 Operation
2. Delay circuit
The delay circuit delays the output signal from the time when the SENSE voltage (VSENSE) exceeds the release voltage
(
+VDET) when VSENSE is turned on (refer to point B in Figure 37). The output signal is not delayed when VSENSE goes
below the detection voltage (
VDET) (refer to point A in Figure 37).
The delay time (tD) is a fixed value that is determined by a counter and a built-in clock generator which consists of
constant current and a capacitor.
3. Delay circuit output voltage detection type (S-1701 Series D/E/F/K/L/M/U/V/W types)
If the input voltage or load current changes transiently, an undershoot or overshoot occurs in the output voltage of the
regulator. In the product types in which the output voltage of the regulator is detected by the detector, if the output
voltage is the detection voltage or lower due to the undershoot, the detector operates and a reset signal may be
output. To prevent this, set the value of the input-and-output capacitor of a regulator so that the undershoot is the
minimum value or set a voltage range that allows the difference between the output voltage and detection voltage to be
equal to or greater than the undershoot.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S-1701G2524-M5T1U | 2.5 V FIXED POSITIVE LDO REGULATOR, 0.25 V DROPOUT, PDSO5 |
| S-1701N1827-M5T1U | 1.8 V FIXED POSITIVE LDO REGULATOR, 0.38 V DROPOUT, PDSO5 |
| S-1701N3315-M5T1U | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.21 V DROPOUT, PDSO5 |
| S-1701N3315-U5T1U | 3.3 V FIXED POSITIVE LDO REGULATOR, 0.21 V DROPOUT, PDSO5 |
| S-1701Q3227-U5T1U | 3.2 V FIXED POSITIVE LDO REGULATOR, 0.21 V DROPOUT, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-1701F5043-U5T1G | 功能描述:低壓差穩(wěn)壓器 - LDO Combo Volt Detec/Reg 85uA Iq 400mA Iout RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| S-1701G2524-M5T1G | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR WITH RESET FUNCTION |
| S-1701G3331-M5T1G | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR WITH RESET FUNCTION |
| S-1701H5045-U5T1G | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR WITH RESET FUNCTION |
| S-1701K5045-M5T1U | 功能描述:IC DETECT/REG 400MA 5V SOT23-5 制造商:ablic u.s.a. inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 應(yīng)用:轉(zhuǎn)換器，電池供電設(shè)備 電壓 - 輸入:2 V ~ 6.5 V 輸出數(shù):1 電壓 - 輸出:5V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商器件封裝:SOT-23-5 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。