參數(shù)資料
型號： S12BDLCV1
廠商： Motorola, Inc.
英文描述： MC9S12DT128 Device User Guide V02.09
中文描述： MC9S12DT128設備的用戶手冊V02.09
文件頁數(shù)： 117/138頁
文件大?。?/td> 2083K
代理商： S12BDLCV1
MC9S12DT128 Device User Guide — V02.09
117
A.5 Reset, Oscillator and PLL
This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and
Phase-Locked-Loop (PLL).
A.5.1 Startup
Table A-14
summarizes several startup characteristics explained in this section. Detailed description of
the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.
Table A-14 Startup Characteristics
A.5.1.1 POR
The release level V
PORR
and the assert level V
PORA
are derived from the V
DD
Supply. They are also valid
ifthedeviceispoweredexternally.AfterreleasingthePORresettheoscillatorandtheclockqualitycheck
are started. If after a time t
CQOUT
no valid oscillation is detected, the MCU will start using the internal self
clock. The fastest startup time possible is given by n
uposc
.
A.5.1.2 SRAM Data Retention
Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing
codewhenVDD5isoutofspecificationlimits,theSRAMcontentsintegrityisguaranteedifafterthereset
the PORF bit in the CRG Flags Register has not been set.
A.5.1.3 External Reset
When external reset is asserted for a time greater than PW
RSTL
the CRG module generates an internal
reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an
oscillation before reset.
A.5.1.4 Stop Recovery
Out of STOP the controller can be woken up by an external interrupt. A clock quality check as after POR
is performed before releasing the clocks to the system.
Conditions are shown in
Table A-4
unless otherwise noted
Num C
Rating
Symbol
Min
Typ
Max
Unit
1
T POR release level
V
PORR
2.07
V
2
T POR assert level
V
PORA
0.97
V
3
D Reset input pulse width, minimum input time
PW
RSTL
2
t
osc
4
D Startup from Reset
n
RST
192
196
n
osc
5
D Interrupt pulse width, IRQ edge-sensitive mode
PW
IRQ
20
ns
6
D Wait recovery startup time
t
WRS
14
t
cyc
相關PDF資料
PDF描述
S12BDLCV1D MC9S12DT128 Device User Guide V02.09
S12BDMV4 ACB 19C 19#16 PIN RECP BOX
S12BDMV4D MC9S12DT128 Device User Guide V02.09
S12BFV1 MC9S12DT128 Device User Guide V02.09
S12BFV1D MC9S12DT128 Device User Guide V02.09
相關代理商/技術參數(shù)
參數(shù)描述
S12BDLCV1D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MC9S12DT128 Device User Guide V02.09
S12BDMV4 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MC9S12DT128 Device User Guide V02.09
S12BDMV4D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MC9S12DT128 Device User Guide V02.09
S12B-EH 功能描述:CONN HEADER EH SIDE 12POS 2.5MM RoHS:否 類別:連接器，互連式 >> 矩形- 接頭，公引腳 系列:EH 標準包裝:500 系列:951 觸點類型：:公形引腳 連接器類型:接頭，無罩 位置數(shù):39 加載位置的數(shù)目:全部 間距:0.079"（2.00mm） 行數(shù):1 行間距:- 觸點接合長度:0.157"（4.00mm） 安裝類型:表面貼裝 端子:焊接 緊固型:- 特點:- 觸點表面涂層:金 觸點涂層厚度:10µin（0.25µm） 顏色:黑 包裝:帶卷 (TR) 配套產(chǎn)品:953139-2000-AR-TP-ND - CONN SOCKET 39POS 2MM VERT SMD953139-2000-AR-PT-ND - CONN SOCKET 39POS 2MM VERT SMD953139-2000-AR-PR-ND - CONN SOCKET 39POS 2MM VERT SMD950539-6102-AR-ND - CONN SOCKET 39POS 2MM VERT PCB950539-5002-AR-ND - CONN SOCKET 39POS 2MM R/A PCB 其它名稱:0 00 51111 06579 2DE600007285S0 00 51111 06579 2
S12B-EH(LF)(SN) 制造商:JST Manufacturing 功能描述:CONN HEADER EH SIDE 12POS 2.5MM 制造商:JST Manufacturing 功能描述:EH Series 12 Position 2.5 mm Side Entry Single Row Shrouded Header 制造商:JST Manufacturing 功能描述:12 way side entry PCB header,EH 2.5
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*