
Epson Research and Development
Page 13
Vancouver Design Center
Interfacing to the NEC VR4181A Microprocessor
S1D13A05
Issue Date: 02/01/21
X40A-G-008-01
4.2 S1D13A05 Hardware Configuration
The S1D13A05 uses CNF6 through CNF0 to allow selection of the bus mode and other
configuration data on the rising edge of RESET#. For details on configuration, refer to the
S1D13A05 Hardware Functional Specification, document number X40A-A-001-xx.
The following table shows the configuration required for this implementation of a
S1D13A05 to NEC VR4181A interface.
Table 4-1: Summary of Power-On/Reset Options
S1D13A05
Configuration
Input
Power-On/Reset State
1 (connected to IO VDD)
0 (connected to VSS)
CNF4,
CNF[2:0]
Select host bus interface as follows:
CNF4
CNF2
CNF1
CNF0
Host Bus
0
1
0
Generic #2, Little Endian
CNF3
Reserved. Must be set to 1.
CNF5
WAIT# is active high
WAIT# is active low
CNF6
CLKI to BCLK divide ratio 2:1
CLKI to BCLK divide ratio 1:1
configuration for NEC VR4181A microprocessor