- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225140 > S29CD032G0RFFN003 (SPANSION LLC) 1M X 32 FLASH 2.7V PROM, 48 ns, PBGA80 PDF資料下載
參數(shù)資料
| 型號： | S29CD032G0RFFN003 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 1M X 32 FLASH 2.7V PROM, 48 ns, PBGA80 |
| 封裝： | 13 X 11 MM, 1 MM PITCH, LEAD FREE, FORTIFIED, BGA-80 |
| 文件頁數(shù)： | 20/81頁 |
| 文件大?。?/td> | 1276K |
| 代理商： | S29CD032G0RFFN003 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
March 3, 2009 S29CD-G_00_B1
S29CD-G Flash Family
25
Da ta
Shee t
(Prelim i nar y )
12.5.1
Standby Mode
When the system is not responding or writing to the device, it can place the device in the standby mode. In
this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state,
independent of the OE# input.
The device enters the CMOS standby mode when the CE# and RESET# inputs are both held at Vcc
± 0.2 V.
The device requires standard access time (tCE) for read access, before it is ready to read data.
If the device is deselected during erasure or programming, the device draws active current until the operation
is completed.
Caution: entering the standby mode via the RESET# pin also resets the device to the read mode and floats
the data I/O pins. Furthermore, entering ICC7 during a program or erase operation leaves erroneous data in
the address locations being operated on at the time of the RESET# pulse. These locations require updating
after the device resumes standard operations. See RESET#: Hardware Reset Pin on page 25 for further
discussion of the RESET# pin and its functions.
12.6
RESET#: Hardware Reset Pin
The RESET# pin is an active low signal that is used to reset the device under any circumstances. A logic 0 on
this pin forces the device out of any mode that is currently executing back to the reset state. The RESET# pin
may be tied to the system reset circuitry. A system reset would thus also reset the device. To avoid a potential
bus contention during a system reset, the device is isolated from the DQ data bus by tristating the data output
pins for the duration of the RESET pulse. All pins are don’t cares during the reset operation.
If RESET# is asserted during a program or erase operation, the RY/BY# pin remains low until the reset
operation is internally complete. This action requires between 1 s and 7s for either Chip Erase or Sector
Erase. The RY/BY# pin can be used to determine when the reset operation is complete. Otherwise, allow for
the maximum reset time of 11 s. If RESET# is asserted when a program or erase operation is not executing
(RY/BY# = 1), the reset operation completes within 500 ns. The Simultaneous Read/Write feature of this
device allows the user to read a bank after 500 ns if the bank was in the read/reset mode at the time RESET#
was asserted. If one of the banks was in the middle of either a program or erase operation when RESET#
was asserted, the user must wait 11 s before accessing that bank.
Asserting RESET# during a program or erase operation leaves erroneous data stored in the address
locations being operated on at the time of device reset. These locations need updating after the reset
operation is complete. See Figure 24.6 on page 67 for timing specifications.
Asserting RESET# active during VCC and VIO power up is required to guarantee proper device initialization
until VCC and VIO reaches steady state voltages.
12.7
Output Disable Mode
See Table 12.1 on page 22 Device Bus Operation for OE# Operation in Output Disable Mode.
12.8
Autoselect Mode
The autoselect mode provides manufacturer and device identification, and sector protection verification,
through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to
automatically match a device to be programmed with its corresponding programming algorithm. However, the
autoselect codes can also be accessed in-system through the command register.
When using programming equipment, the autoselect mode requires VID on address pin A9. Address pins A6,
A1, and A0 must be as shown in Table 11.2 on page 19 (top boot devices) or Table 11.3 on page 20 (bottom
boot devices). In addition, when verifying sector protection, the sector address must appear on the
appropriate highest order address bits (see Table 11.1 on page 18 through Table 11.4 on page 21).
Table 12.3 on page 26 shows the remaining address bits that are don’t care. When all necessary bits are set
as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.
To access the autoselect codes in-system, the host system can issue the autoselect command via the
command. This method does not require VID. See Command Definitions on page 40 for details on using the
autoselect mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29CD032G0RQFI012 | 1M X 32 FLASH 2.7V PROM, 48 ns, PQFP80 |
| S29CL032J0JFAM020 | 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL032J0JFFM020 | 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL032J0RFAM012 | 1M X 32 FLASH 3.3V PROM, 48 ns, PBGA80 |
| S29GL032A10TAIR11 | Ceramic Chip Capacitors / High Voltage; Capacitance [nom]: 3.3pF; Working Voltage (Vdc)[max]: 500V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: C0G (NP0); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: Solder (SnPb) Plated Nickel Barrier; Body Dimensions: 0.079" x 0.049"; Container: Bulk; Features: High Voltage; Unmarked |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29CD032J0MQAN010 | 制造商:Spansion 功能描述: |
| S29CD032J0MQFM010U | 制造商:Spansion 功能描述:N/A - Trays |
| S29CD032J0PFAM010 | 制造商:Spansion 功能描述: |
| S29CD032J0PQFI010 | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。