參數(shù)資料
型號： S29CL032J1JFAI110
廠商： SPANSION LLC
元件分類： PROM
英文描述： 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80
封裝： 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-80
文件頁數(shù)： 16/78頁
文件大?。?/td> 1825K
代理商： S29CL032J1JFAI110
September 27, 2006 S29CD-J_CL-J_00_B1
S29CD-J & S29CL-J Flash Family
21
Pr el im i n a r y
8.2
Asynchronous Read
All memories require access time to output array data. In an asynchronous read operation, data
is read from one memory location at a time. Addresses are presented to the device in random
order, and the propagation delay through the device causes the data on its outputs to arrive
asynchronously with the address on its inputs.
The internal state machine is set for asynchronously reading array data upon device power-up,
or after a hardware reset. This ensures that no spurious alteration of the memory content occurs
during the power transition. No command is necessary in this mode to obtain array data. Stan-
dard microprocessor read cycles that assert valid addresses on the device address inputs
produce valid data on the device data outputs. The device remains enabled for read access until
the command register contents are altered.
The device has two control functions which must be satisfied in order to obtain data at the out-
puts. CE# is the power control and should be used for device selection (CE# must be set to VIL
to read data). OE# is the output control and should be used to gate data to the output pins if
the device is selected (OE# must be set to VIL in order to read data). WE# should remain at VIH
(when reading data).
Address access time (tACC) is equal to the delay from stable addresses to valid output data. The
chip enable access time (tCE) is the delay from the stable addresses and stable CE# to valid data
at the output pins. The output enable access time (tOE) is the delay from the falling edge of OE#
to valid data at the output pins (assuming the addresses have been stable for at least a period
of tACC-tOE and CE# has been asserted for at least tCE-tOE time). Figure 8.1 shows the timing
diagram of an asynchronous read operation.
Note: Operation is shown for the 32-bit data bus. For the 16-bit data bus, A-1 is required.
Figure 8.1 Asynchronous Read Operation
Refer to Asynchronous Operations on page 56 for timing specifications and to Figure 18.2, Con-
ventional Read Operations Timings, on page 56 for another timing diagram. ICC1 in the DC
Characteristics table represents the active current specification for reading array data.
D0
D1
D2
D3
CE#
CLK
ADV#
Addresses
Data
OE#
WE#
IND/WAIT#
VIH
Float
VOH
Address 0
Address 1
Address 2
Address 3
Float
相關(guān)PDF資料
PDF描述
S29CL032J1MFAN120 1M X 32 FLASH 3.3V PROM, 54 ns, PBGA80
S29CL032J0PQAN102 1M X 32 FLASH 3.3V PROM, 54 ns, PQFP80
S29GL016A10FAI020 1M X 16 FLASH 3V PROM, 100 ns, PBGA64
S29GL032A10TAIR10 64 MEGABIT 32MEGABIT 3.0 BOLT ONLY PAGE MODE FLASH MEMORY
S29GL032A10TAIR12 64 MEGABIT 32MEGABIT 3.0 BOLT ONLY PAGE MODE FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL016A 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAI010 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAI012 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAI013 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
S29GL016A100BAIR10 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit, 32 Megabit, and 16 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 200 nm MirrorBit Process Technology
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*